

8

7

6

5

4

3

2

1

REV

ECN

DESCRIPTION OF REVISION

CK APPD
DATE
2010-07-23

1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.

2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.

3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.

SCHEM, MLB, K16

07/23/2010

Page

(.csa)

Contents

Sync

Date

1

1

Table of Contents

N/A

N/A

2

2

System Block Diagram

ALAN_DAI

02/26/2010

3

3

Power Block Diagram

MARTIN_YEH

2/25/2010

4

4

BOM Configuration

K16_MLB

12/11/2009

5

5

K16 BOM Variants

N/A

N/A

6

6

Revision History

N/A

N/A

7

7

Functional Test / No Test

(K99_MLB)

(02/16/2010)

8

8

Power Aliases

(K99_MLB)

(02/11/2010)

9

9

Signal Aliases

(MASTER)

(MASTER)

10

10

CPU FSB

K99_MLB

04/08/2010

11

11

CPU Power & Ground

K99_MLB

04/08/2010

12

12

CPU Decoupling & VID

(K99_MLB)

(02/11/2010)

13

13

eXtended Debug Port (Micro-XDP)

K99_MLB

03/01/2010

14

14

MCP CPU Interface

K99_MLB

04/08/2010

15

15

MCP Memory Interface

K99_MLB

04/08/2010

16

16

MCP PCIe Interfaces

K99_MLB

04/08/2010

17

17

MCP Graphics

K99_MLB

04/08/2010

18

18

MCP SATA, USB & Ethernet

K99_MLB

04/08/2010

19

19

MCP HDA, LPC & MISC

K99_MLB

04/08/2010

20

20

MCP Power & Ground

K99_MLB

04/08/2010

21

23

MCP89 Memory Rail Gating

K99_MLB

04/08/2010

22

24

MCP89 GFX Core Rail Gating

K99_MLB

04/08/2010

23

25

MCP Standard Decoupling

K99_MLB

04/08/2010

24

26

MCP Graphics Support

K99_MLB

04/08/2010

25

28

SB Misc

(K99_MLB)

(02/11/2010)

26

31

DDR3 DRAM Channel A (0-31)

K99_MLB

04/08/2010

27

32

DDR3 DRAM Channel A (32-63)

K99_MLB

04/08/2010

28

33

DDR3 DRAM Channel B (0-31)

K99_MLB

04/08/2010

29

34

DDR3 DRAM Channel B (32-63)

K99_MLB

04/08/2010

30

35

DDR BYPASSING 1

K99_MLB

04/08/2010

31

36

DDR BYPASSING 2

K99_MLB

04/08/2010

32

37

Memory Active Termination

K99_MLB

04/08/2010

33

39

FSB/DDR3 Vref Margining

K99_MLB

04/08/2010

34

40

X21 WIRELESS CONNECTOR

K99_MLB

04/08/2010

35

45

SATA CONNECTOR

K99_MLB

04/08/2010

36

46

External USB Connectors

K99_MLB

03/01/2010

37

47

Left I/O (LIO) Connector

(MASTER)

(MASTER)

38

48

SecureDigital Card Reader

(MASTER)

(MASTER)

Page

(.csa)

Contents

Sync

Date

39

49

SMC

K16_MLB

06/01/2010

40

50

SMC Support

(K99_MLB)

(03/01/2010)

41

51

LPC+SPI Debug Connector

K99_MLB

04/08/2010

42

52

K16/K99 SMus Connections

K99_MLB

07/23/2010

43

53

Voltage & Current Sensing

K99_MLB

04/08/2010

44

54

Current Sensing

K99_MLB

04/08/2010

45

55

Thermal Sensors

K99_MLB

04/08/2010

46

56

Fan

K99_MLB

04/08/2010

47

57

WELLSPRING 1

K99_MLB

04/08/2010

48

61

SPI ROM

K99_MLB

04/08/2010

49

66

AUDI0: SPEAKER AMP

K99_MLB

04/08/2010

50

69

DC-In & Battery Connectors

(MASTER)

(MASTER)

51

70

PBus Supply & Battery Charger

(K99_MLB)

(02/16/2010)

52

72

5V / 3.3V Power Supply

K99_MLB

04/08/2010

53

73

1.5V/1.35V LVDDR3 Supply

K16_MLB

06/01/2010

54

74

IMVP6 CPU VCore Regulator

(K99_MLB)

(02/16/2010)

55

75

MCP VCore Regulator

(K99_MLB)

(02/11/2010)

56

76

CPUVTT (1.05V) Power Supply

(K99_MLB)

(03/01/2010)

57

77

Misc Power Supplies

K99_MLB

04/08/2010

58

78

Power Sequencing

K99_MLB

04/08/2010

59

79

Power FETS

K99_MLB

04/08/2010

60

90

Internal DisplayPort Connector

K99_MLB

07/23/2010

61

93

External DisplayPort Support

K99_MLB

04/08/2010

62

94

DisplayPort Connector

K16_MLB

06/01/2010

63

97

LCD Backlight Driver

(K99_MLB)

(03/01/2010)

64

98

LCD Backlight Support

K99_MLB

04/08/2010

65

99

Additional CPU/GPU Decoupling

K99_MLB

05/18/2010

66

100

CPU/FSB Constraints

K99_MLB

04/08/2010

67

101

Memory Constraints

K99_MLB

04/08/2010

68

102

MCP Constraints 1

K99_MLB

04/08/2010

69

103

MCP Constraints 2

K99_MLB

04/08/2010

70

104

Ethernet Constraints

K99_MLB

04/08/2010

71

106

SMC Constraints

K99_MLB

04/08/2010

72

108

K16/K99 Specific Constraints

T27_MLB

09/08/2009

73

109

K99 RULE DEFINITIONS

K99_MLB

04/08/2010

74

110

Acoustic Cap BOM Config Tables


K16_MLB

06/01/2010


Schematic / PCB #'s

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
051-8467	1	SCHEM, MLB, K16	SCH	CRITICAL	
820-2838	1	PCBF, MLB, K16	PCB	CRITICAL	

DRAWING TITLE	
SCHEM, MLB, K16	
 Apple Inc.	DRAWING NUMBER 051-8467
	SIZE D
REVISION 3.3.0	
BRANCH	
PAGE 1 OF 110	
SHEET 1 OF 74	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	



K16 POWER SYSTEM ARCHITECTURE



	VENDOR	CFG 0	CFG 1
	HYNIX	0	0
	SAMSUNG	0	1
	MICRON	1	0
	ELPIDA	1	1

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
337S3820	1	IC, MCP89U-AB1, 24.5MMX24.5MM, 1244FCBGA	U1400	CRITICAL	MCP89U:A01
337S3868	1	IC, MCP89U-AB2, 24.5MMX24.5MM, 1244FCBGA	U1400	CRITICAL	MCP89U:A02
337S3938	1	IC, MCP89U-AB3, 24.5MMX24.5MM, 1244FCBGA	U1400	CRITICAL	MCP89U:A03

BOM GROUP	BOM OPTIONS
K16_COMMON	COMMON, ALTERNATE, PROJ:K16, K16_MISC, MCP89U:A83, K16_DEBUG:ENG, K16_PROGPARTS, SPI:41MHZ, LVDDR3:YES, WLAN_PCTL:HW, IPD_SV:SS_INT, IPD_3V3:SS
K16_MISC	DP_ESD, DP_PWR:SMC, VFRQ:SLPS3, HVDDLDO:FIXED, MCPHVDD:P2V5, MCPPLL_R:REG, S0PGOOD_BJT, ISL6259_SCREENED:YES, DPI2C:SMC
K16_PROGPARTS	BOOTROM:UNLOCKED, SMC:PROG
K16_DEVEL:ENG	BKLT:ENG, BMON:ENG, XDP_CONN, LPCPLUS, VREFMRGN:YES, EFI_DEBUG, S0PGOOD_ISL, MCPPLL_LDO, S3_S0_LED
K16_DEVEL:PVT	LPCPLUS
K16_DEBUG:ENG	DEVEL_BOM, SMC_DEBUG:YES, XDP
K16_DEBUG:PVT	DEVEL_BOM, BKLT:PROD, BMON:PROD, SMC_DEBUG:YES, XDP, VREFMRGN:NO
K16_DEBUG:PROD	BKLT:PROD, BMON:PROD, SMC_DEBUG:YES, XDP, VREFMRGN:NO
DDR3:HYNIX_2GB	DRAM_CFG0:L, DRAM_CFG1:L, DRAM_CFG2:L, DRAM_CFG3:L, DRAM_TYPE:HYNIX_2GB
DDR3:SAMSUNG_2GB	DRAM_CFG0:L, DRAM_CFG2:L, DRAM_CFG3:L, DRAM_TYPE:SAMSUNG_2GB
DDR3:MICRON_2GB	DRAM_CFG0:H, DRAM_CFG1:L, DRAM_CFG2:L, DRAM_CFG3:L, DRAM_TYPE:MICRON_2GB
DDR3:ELPIDA_2GB	DRAM_CFG0:H, DRAM_CFG2:L, DRAM_CFG3:L, DRAM_TYPE:ELPIDA_2GB
DDR3:ELPIDA_4GB	DRAM_CFG0:H, DRAM_CFG2:H, DRAM_CFG3:L, DRAM_TYPE:ELPIDA_4GB
DDR3:HYNIX_4GB	DRAM_CFG0:L, DRAM_CFG1:L, DRAM_CFG2:H, DRAM_CFG3:L, DRAM_TYPE:HYNIX_4GB
DDR3:SAMSUNG_4GB	DRAM_CFG0:L, DRAM_CFG2:H, DRAM_CFG3:L, DRAM_TYPE:SAMSUNG_4GB
DDR3:MICRON_4GB	DRAM_CFG0:H, DRAM_CFG1:L, DRAM_CFG2:H, DRAM_CFG3:L, DRAM_TYPE:MICRON_4GB
CAPS:SS	SS_CAP_2_2UF, SS_CAP_10UF, SS_CAP_1UF, SS_CAP_22UF
CAPS:MU	MU_CAP_2_2UF, MU_CAP_10UF, MU_CAP_1UF, MU_CAP_22UF
CAPS:TY	TY_CAP_2_2UF, TY_CAP_10UF, TY_CAP_1UF, TY_CAP_22UF

338S0563	1	IC, SMC, HS8/2117, 9X9MM, TLP, HF	U4900	CRITICAL	SMC:BLANK
335S0610	1	IC, FLASH, SPI, 32MBIT, 3.3V, 86MHZ, 8-SOP	U6100	CRITICAL	BOOTROM:BLANK

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
-------------	---------------------------	------------	---------	-----------

	8	7	6	5	4	3	2	1										
D	BOM Variants			Bar Code Labels / EEE #'s														
	BOM NUMBER	BOM NAME	BOM OPTIONS	PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION									
	639-1070	PCBA,MLB,1.86GHZ HY 2GB,MU CAP,K16	K16_CMNPTS,CPU:1.86GHZ,EEEE:DCWQ,CAPS:MU,DDR3:HYNIX_2GB	825-7557	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEEE_DCWM]	CRITICAL	EEEE:DCWM									
	639-0837	PCBA,MLB,1.86GHZ, HY 2GB,SS CAP,K16	K16_CMNPTS,CPU:1.86GHZ,EEEE:DCXW,CAPS:SS,DDR3:HYNIX_2GB	825-7557	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEEE_DCWN]	CRITICAL	EEEE:DCWN									
	639-1096	PCBA,MLB,1.86GHZ HY 2GB,TY CAP,K16	K16_CMNPTS,CPU:1.86GHZ,EEEE:DCXN,CAPS:TY,DDR3:HYNIX_2GB	825-7557	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEEE_DCWP]	CRITICAL	EEEE:DCWP									
	639-1101	PCBA,MLB,1.86GHZ HY 4GB,MU CAP,K16	K16_CMNPTS,CPU:1.86GHZ,EEEE:DCXV,CAPS:MU,DDR3:HYNIX_4GB	825-7557	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEEE_DCWQ]	CRITICAL	EEEE:DCWQ									
	639-1098	PCBA,MLB,1.86GHZ HY 4GB,SS CAP,K16	K16_CMNPTS,CPU:1.86GHZ,EEEE:DCXQ,CAPS:SS,DDR3:HYNIX_4GB	825-7557	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEEE_DCWR]	CRITICAL	EEEE:DCWR									
	639-1068	PCBA,MLB,1.86GHZ HY 4GB,TY CAP,K16	K16_CMNPTS,CPU:1.86GHZ,EEEE:DCWN,CAPS:TY,DDR3:HYNIX_4GB	825-7557	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEEE_DCWT]	CRITICAL	EEEE:DCWT									
	639-1083	PCBA,MLB,1.86GHZ MI 2GB,MU CAP,K16	K16_CMNPTS,CPU:1.86GHZ,EEEE:DCX6,CAPS:MU,DDR3:MICRON_2GB	825-7557	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEEE_DCWV]	CRITICAL	EEEE:DCWV									
	639-1078	PCBA,MLB,1.86GHZ MI 2GB,SS CAP,K16	K16_CMNPTS,CPU:1.86GHZ,EEEE:DCX3,CAPS:SS,DDR3:MICRON_2GB	825-7557	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEEE_DCWW]	CRITICAL	EEEE:DCWW									
	639-1090	PCBA,MLB,1.86GHZ MI 2GB,TY CAP,K16	K16_CMNPTS,CPU:1.86GHZ,EEEE:DCXG,CAPS:TY,DDR3:MICRON_2GB	825-7557	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEEE_DCWX]	CRITICAL	EEEE:DCWX									
	639-1088	PCBA,MLB,1.86GHZ MI 4GB,MU CAP,K16	K16_CMNPTS,CPU:1.86GHZ,EEEE:DCXD,CAPS:MU,DDR3:MICRON_4GB	825-7557	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEEE_DCWY]	CRITICAL	EEEE:DCWY									
	639-1067	PCBA,MLB,1.86GHZ MI 4GB,SS CAP,K16	K16_CMNPTS,CPU:1.86GHZ,EEEE:DCWM,CAPS:SS,DDR3:MICRON_4GB	825-7557	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEEE_DCX0]	CRITICAL	EEEE:DCX0									
	639-1077	PCBA,MLB,1.86GHZ MI 4GB,TY CAP,K16	K16_CMNPTS,CPU:1.86GHZ,EEEE:DCX0,CAPS:TY,DDR3:MICRON_4GB	825-7557	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEEE_DCX1]	CRITICAL	EEEE:DCX1									
	639-1080	PCBA,MLB,1.86GHZ SA 2GB,MU CAP,K16	K16_CMNPTS,CPU:1.86GHZ,EEEE:DCX3,CAPS:MU,DDR3:SAMSUNG_2GB	825-7557	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEEE_DCX2]	CRITICAL	EEEE:DCX2									
	639-1095	PCBA,MLB,1.86GHZ SA 2GB,SS CAP,K16	K16_CMNPTS,CPU:1.86GHZ,EEEE:DCXM,CAPS:SS,DDR3:SAMSUNG_2GB	825-7557	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEEE_DCX3]	CRITICAL	EEEE:DCX3									
	639-1071	PCBA,MLB,1.86GHZ SA 2GB,TY CAP,K16	K16_CMNPTS,CPU:1.86GHZ,EEEE:DCWR,CAPS:TY,DDR3:SAMSUNG_2GB	825-7557	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEEE_DCX4]	CRITICAL	EEEE:DCX4									
	639-1097	PCBA,MLB,1.86GHZ SA 4GB,MU CAP,K16	K16_CMNPTS,CPU:1.86GHZ,EEEE:DCXP,CAPS:MU,DDR3:SAMSUNG_4GB	825-7557	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEEE_DCX5]	CRITICAL	EEEE:DCX5									
	639-1084	PCBA,MLB,1.86GHZ SA 4GB,SS CAP,K16	K16_CMNPTS,CPU:1.86GHZ,EEEE:DCX7,CAPS:SS,DDR3:SAMSUNG_4GB	825-7557	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEEE_DCX6]	CRITICAL	EEEE:DCX6									
	639-1091	PCBA,MLB,1.86GHZ SA 4GB,TY CAP,K16	K16_CMNPTS,CPU:1.86GHZ,EEEE:DCXH,CAPS:TY,DDR3:SAMSUNG_4GB	825-7557	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEEE_DCX7]	CRITICAL	EEEE:DCX7									
C	639-1092	PCBA,MLB,2.13GHZ HY 2GB,MU CAP,K16	K16_CMNPTS,CPU:2.13GHZ,EEEE:DCXJ,CAPS:MU,DDR3:HYNIX_2GB	825-7557	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEEE_DCX8]	CRITICAL	EEEE:DCX8									
	639-1082	PCBA,MLB,2.13GHZ, HY 2GB,SS CAP,K16	K16_CMNPTS,CPU:2.13GHZ,EEEE:DCX5,CAPS:SS,DDR3:HYNIX_2GB	825-7557	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEEE_DCX9]	CRITICAL	EEEE:DCX9									
	639-1085	PCBA,MLB,2.13GHZ HY 2GB,TY CAP,K16	K16_CMNPTS,CPU:2.13GHZ,EEEE:DCX8,CAPS:TY,DDR3:HYNIX_2GB	825-7557	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEEE_DCXC]	CRITICAL	EEEE:DCXC									
	639-1089	PCBA,MLB,2.13GHZ HY 4GB,MU CAP,K16	K16_CMNPTS,CPU:2.13GHZ,EEEE:DCXF,CAPS:MU,DDR3:HYNIX_4GB	825-7557	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEEE_DCXD]	CRITICAL	EEEE:DCXD									
	639-1075	PCBA,MLB,2.13GHZ HY 4GB,SS CAP,K16	K16_CMNPTS,CPU:2.13GHZ,EEEE:DCWX,CAPS:SS,DDR3:HYNIX_4GB	825-7557	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEEE_DCXF]	CRITICAL	EEEE:DCXF									
	639-1079	PCBA,MLB,2.13GHZ HY 4GB,TY CAP,K16	K16_CMNPTS,CPU:2.13GHZ,EEEE:DCX2,CAPS:TY,DDR3:HYNIX_4GB	825-7557	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEEE_DCXG]	CRITICAL	EEEE:DCXG									
	639-1099	PCBA,MLB,2.13GHZ MI 2GB,MU CAP,K16	K16_CMNPTS,CPU:2.13GHZ,EEEE:DCXR,CAPS:MU,DDR3:MICRON_2GB	825-7557	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEEE_DCXH]	CRITICAL	EEEE:DCXH									
	639-1087	PCBA,MLB,2.13GHZ MI 2GB,SS CAP,K16	K16_CMNPTS,CPU:2.13GHZ,EEEE:DCXC,CAPS:SS,DDR3:MICRON_2GB	825-7557	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEEE_DCXJ]	CRITICAL	EEEE:DCXJ									
	639-1069	PCBA,MLB,2.13GHZ MI 2GB,TY CAP,K16	K16_CMNPTS,CPU:2.13GHZ,EEEE:DCWP,CAPS:TY,DDR3:MICRON_2GB	825-7557	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEEE_DCXK]	CRITICAL	EEEE:DCXK									
	639-1100	PCBA,MLB,2.13GHZ MI 4GB,MU CAP,K16	K16_CMNPTS,CPU:2.13GHZ,EEEE:DCXT,CAPS:MU,DDR3:MICRON_4GB	825-7557	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEEE_DCXL]	CRITICAL	EEEE:DCXL									
	639-1093	PCBA,MLB,2.13GHZ MI 4GB,SS CAP,K16	K16_CMNPTS,CPU:2.13GHZ,EEEE:DCXK,CAPS:SS,DDR3:MICRON_4GB	825-7557	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEEE_DCXM]	CRITICAL	EEEE:DCXM									
	639-1076	PCBA,MLB,2.13GHZ MI 4GB,TY CAP,K16	K16_CMNPTS,CPU:2.13GHZ,EEEE:DCWY,CAPS:TY,DDR3:MICRON_4GB	825-7557	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEEE_DCXN]	CRITICAL	EEEE:DCXN									
	639-1074	PCBA,MLB,2.13GHZ SA 2GB,MU CAP,K16	K16_CMNPTS,CPU:2.13GHZ,EEEE:DCWW,CAPS:MU,DDR3:SAMSUNG_2GB	825-7557	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEEE_DCXP]	CRITICAL	EEEE:DCXP									
	639-1072	PCBA,MLB,2.13GHZ SA 2GB,SS CAP,K16	K16_CMNPTS,CPU:2.13GHZ,EEEE:DCWT,CAPS:SS,DDR3:SAMSUNG_2GB	825-7557	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEEE_DCXQ]	CRITICAL	EEEE:DCXQ									
	639-1086	PCBA,MLB,2.13GHZ SA 2GB,TY CAP,K16	K16_CMNPTS,CPU:2.13GHZ,EEEE:DCX9,CAPS:TY,DDR3:SAMSUNG_2GB	825-7557	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEEE_DCXR]	CRITICAL	EEEE:DCXR									
	639-1073	PCBA,MLB,2.13GHZ SA 4GB,MU CAP,K16	K16_CMNPTS,CPU:2.13GHZ,EEEE:DCWV,CAPS:MU,DDR3:SAMSUNG_4GB	825-7557	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEEE_DCXT]	CRITICAL	EEEE:DCXT									
	639-1081	PCBA,MLB,2.13GHZ SA 4GB,SS CAP,K16	K16_CMNPTS,CPU:2.13GHZ,EEEE:DCX4,CAPS:SS,DDR3:SAMSUNG_4GB	825-7557	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEEE_DCXV]	CRITICAL	EEEE:DCXV									
	639-1094	PCBA,MLB,2.13GHZ SA 4GB,TY CAP,K16	K16_CMNPTS,CPU:2.13GHZ,EEEE:DCXL,CAPS:TY,DDR3:SAMSUNG_4GB	825-7557	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEEE_DCXW]	CRITICAL	EEEE:DCXW									
	639-1450	PCBA,MLB,1.86GHZ EL 2GB,MU CAP,K16	K16_CMNPTS,CPU:1.86GHZ,EEEE:DG4W,CAPS:MU,DDR3:ELPIDA_2GB	825-7557	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEEE_DG4W]	CRITICAL	EEEE:DG4W									
	639-1451	PCBA,MLB,1.86GHZ EL 2GB,SS CAP,K16	K16_CMNPTS,CPU:1.86GHZ,EEEE:DG4Y,CAPS:SS,DDR3:ELPIDA_2GB	825-7557	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEEE_DG4Y]	CRITICAL	EEEE:DG4Y									
B	639-1455	PCBA,MLB,1.86GHZ EL 2GB,TY CAP,K16	K16_CMNPTS,CPU:1.86GHZ,EEEE:DG53,CAPS:TY,DDR3:ELPIDA_2GB	825-7557	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEEE_DG53]	CRITICAL	EEEE:DG53									
	639-1453	PCBA,MLB,2.13GHZ EL 2GB,MU CAP,K16	K16_CMNPTS,CPU:2.13GHZ,EEEE:DG51,CAPS:MU,DDR3:ELPIDA_2GB	825-7557	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEEE_DG51]	CRITICAL	EEEE:DG51									
	639-1454	PCBA,MLB,2.13GHZ EL 2GB,SS CAP,K16	K16_CMNPTS,CPU:2.13GHZ,EEEE:DG52,CAPS:SS,DDR3:ELPIDA_2GB	825-7557	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEEE_DG52]	CRITICAL	EEEE:DG52									
	639-1452	PCBA,MLB,2.13GHZ EL 2GB,TY CAP,K16	K16_CMNPTS,CPU:2.13GHZ,EEEE:DG50,CAPS:TY,DDR3:ELPIDA_2GB	825-7557	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEEE_DG50]	CRITICAL	EEEE:DG50									
	639-1458	PCBA,MLB,1.86GHZ EL 4GB,MU CAP,K16	K16_CMNPTS,CPU:1.86GHZ,EEEE:DG5P,CAPS:MU,DDR3:ELPIDA_4GB	825-7557	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEEE_DG5P]	CRITICAL	EEEE:DG5P									
	639-1463	PCBA,MLB,1.86GHZ EL 4GB,SS CAP,K16	K16_CMNPTS,CPU:1.86GHZ,EEEE:DG5W,CAPS:SS,DDR3:ELPIDA_4GB	825-7557	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEEE_DG5W]	CRITICAL	EEEE:DG5W									
	639-1460	PCBA,MLB,1.86GHZ EL 4GB,TY CAP,K16	K16_CMNPTS,CPU:1.86GHZ,EEEE:DG5T,CAPS:TY,DDR3:ELPIDA_4GB	825-7557	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEEE_DG5T]	CRITICAL	EEEE:DG5T									
	639-1462	PCBA,MLB,2.13GHZ EL 4GB,MU CAP,K16	K16_CMNPTS,CPU:2.13GHZ,EEEE:DG5Q,CAPS:MU,DDR3:ELPIDA_4GB	825-7557	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEEE_DG5Q]	CRITICAL	EEEE:DG5Q									
	639-1459	PCBA,MLB,2.13GHZ EL 4GB,SS CAP,K16	K16_CMNPTS,CPU:2.13GHZ,EEEE:DG5V,CAPS:SS,DDR3:ELPIDA_4GB	825-7557	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEEE_DG5V]	CRITICAL	EEEE:DG5V									
	639-1461	PCBA,MLB,2.13GHZ EL 4GB,TY CAP,K16	K16_CMNPTS,CPU:2.13GHZ,EEEE:DG5R,CAPS:TY,DDR3:ELPIDA_4GB	825-7557	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEEE_DG5R]	CRITICAL	EEEE:DG5R									
	607-6915	CMN PTS,PCBA,MLB,K16	K16_COMMON															
	085-1327	K16 MLB DEVELOPMENT BOM	K16_DEVEL :ENG															
	SAMSUNG			MURATA			TAIYO YUDEN											
	PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION	PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION	PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
	138S0632	1	CAP, 2.2UF, 6.3V, 20%, 0402	C4807	CRITICAL	SS_CAP_2_2UF	138S0633	1	CAP, 2.2UF, 6.3V, 20%, 0402	C4807	CRITICAL	MU_CAP_2_2UF	138S0634	1	CAP, 2.2UF, 6.3V, 20%, 0402	C4807	CRITICAL	TY_CAP_2_2UF
	K16-Specific BOM Tables																	
	PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION												
	337S3751	1	PDC,SLGAB,PRQ,1.86,17W,1066,ED,6M,BGA	U1000	CRITICAL	CPU:1.86GHZ												
	337S3758	1	PDC,SLGEQ,PRQ,2.13,17W,1066,ED,6M,BGA	U1000	CRITICAL	CPU:2.13GHZ												
	341T0276	1	IC ASSY,SMC EXTERNAL,K16	U4900	CRITICAL	SMC:PROG												
341T0275	1	IC ASSY,EFI UNLOCKED,K16	U6100	CRITICAL	BOOTROM:UNLOCKED													
341S2785	1	IC EFI ROM,PVT,LOCKED,K16	U6100	CRITICAL	BOOTROM:LOCKED													
Sub-BOMs																		
PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION													
085-1327	1	K16 MLB DEVELOPMENT BOM	DEVEL	CRITICAL	DEVEL_BOM													
607-6915	1	CMN PTS,PCBA,MLB,K16	CMNPTS	CRITICAL	K16_CMNPTS													
8	7	6	5	4	3	2	1											

SYNC MASTER=N/A		SYNC DATE=N/A	
PAGE TITLE			
K16 BOM Variants			
DRAWING NUMBER		SIZE	
051-8467		D	
REVISION		3.3.0	
BRANCH			
PAGE			
5 OF 110			
SHEET			
5 OF 74			

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

SYNC MASTER=N/A

SYNC DATE=N/A

PAGE TITLE

K16 BOM Variants



Apple Inc.

DRAWING NUMBER
051-8467

REVISION
3.3.0

BRANCH


NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED


PAGE
5 OF 110


SHEET
5 OF 74


	8	7	6	5	4	3	2	1	
D	Revision History Proto 0 (ECO #0000876215, v1.0.0, P4 change #210266, 03/16/2010) v1.1.0 (P4 change #211399, 03/24/2010) MCP: 7742015 - Added RC to DDC pass FETs to avoid glitch (pp. 7, 93). 7788138 - Added feedback divider and BOM tables for more HVDD LD0s (pp. 4, 25). SMC: 7761747 - Added resistors to connect TCON to SMC or MCP SMBus (pp. 4, 52, 90). 7787883 - Added support for DP HPD wake / S4 state (pp. 4, 7, 8, 19, 49, 50, 78, 94). SMS: 7765466 - Added S3 pull-up to SMS_INT_L to prevent leakage path (pp. 50, 59). 7769139 - Unstuffed SMS circuit (pg. 4). General: 7787897 - Property/page fixes to reduce CheckPlus warnings/errors (pp. 7, 8, 12, 17, 74, 93, 108). v1.2.0 (P4 change #211839, 03/26/2010) USB: 7796626 - Changed port switch from TPS2052B to TPS2069 (pg. 46). SMC: 7787883 - Added PLACE_NEAR property on R5022 to avoid stub (pg. 50). SMBus: 7761747 - Added TCON I2C nets to FUNC_TEST list for J9000 (pg. 7). Power: 7796648 - Changed DP and LCD power from PP3V3_S3 to PP3V3_S5 (pp. 8, 90). 7796658 - Changed backlight driver to E00 version (pg. 97). BOM: 7796661 - Set up primary & alternate for power supply FET (pp. 4, 72). 7796654 - Consolidated SSM6N15FE to SSM6N37FE (pg. 48). 7796658 - Changed RCs on some SMC analog inputs (pg. 54). 7796683 - Stuffed RC on backlight driver PWM input (pg. 97). General: 7796631 - Sorted BOM variants for easier verification (pg. 5). 7796631 - Cosmetic clean-up (pg. 76). v1.3.0 (P4 change #212050, 03/26/2010) SMBus: 7761747 - Added isolation FET and unstuffed series R's on TCON I2C for now (pp. 4, 90, 108). Power Supply: 7796661 - Removed alternate FET, made some FETs primary to other APN (pp. 4, 72, 73, 76). 7798425 - R/C value changes for 3.42V G3Hot power supply (pg. 69). 7798399 - R/C value changes for 5V/3.3V power supply (pg. 72). 7800179 - R value changes for CPU VCore power supply (pg. 74). 7798445 - R value changes for 0.9V S5 power supply (pg. 77). 7796658 - Changed backlight driver back to non-E00 version (pp. 4, 97). BOM: 7796658 - Added alternates for two caps per GSM and removed unused alternates (pg. 4). 7798399 - Consolidated 100pF caps (pp. 74, 75). v1.4.0 (P4 change #212757, 03/31/2010) MCP SPI: 7809733 - Changed strapping to select 62.5MHz SPI bus frequency (pg. 4). SMBus: 7796631 - Added XDP connection to SMBus aliases page (pp. 13, 52). 7808530 - Changed SMC 'MGMT' SMBus pull-ups from 4.7K to 2K (pg. 52). 7761747 - Documented SMBus addresses for panel (pg. 52). SD Card: 7800415 - Changed SD Card discharge R to more standard value (pg. 48). Power Supplies: 7803283 - Changed 5V S3 regulator output from 5.02V to 5.12V nominal (pg. 72). 7809760 - Stuffed C9799 and clarified tables/BOMOPTIONS around these parts (pg. 97). Proto 1 (ECO #0000884508, v2.0.0, P4 change #212783, 03/31/2010) v2.1.0 (P4 change #??????, ??/??/2010) BOM: 7796658 - Changed OMITs to OMIT_TABLES (pp. 10-11, 14-20, 26, 31-36, 49, 61).								D
C									C
B									B
A	NOTE: All page numbers are .csa, not PDF. See page 1 for .csa -> PDF mapping.								A
	8	7	6	5	4	3	2	1	

SYNC MASTER=N/A		SYNC DATE=N/A	
PAGE TITLE			
Revision History			
 Apple Inc.		DRAWING NUMBER	051-8467
		SIZE	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	3.3.0
		BRANCH	
		PAGE	6 OF 110
		SHEET	6 OF 74












4x 270uF. 32x 10uF 0603, 28x 2.2uF 0402 + 40x 2.2uF 0402



CPU VCORE VID CONNECTIONS



VCCP (CPU I/O) DECOUPLING



D


D

C



B


A



SYNC MASTER=K99 MLB

SYNC DATE=04/08/2016

PAGE TITLE		DRAWING NUMBER	
MCP CPU Interface		051-8467	SIZE
Apple Inc.		REVISION	3.3.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		14 OF 110	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		14 OF 74	
IV ALL RIGHTS RESERVED			



SYNC MASTER=K99 MLB

SYNC DATE=04/08/2016

MCP Memory Interface

Apple Inc.


DRAWING NUMBER
051-8467


REVISION
3.3.0

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE
PROPERTY OF APPLE COMPUTER, INC.
THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

PAGE
15 OF 110

SHEET
15 OF 74





RGB DAC Disable:
Okay to float all RGB_DAC signals.
DDC_CLK0/DDC_DATA0 pull-ups still required (or use as GPIOs).
Connect +3.3V_RGBDAC pin to GND.

NOTE: No Composite/S-Video/Component Video support on MCP89

Interface Mode		
MCP Signal	TMDS/HDMI	LVDS
=MCP_IFPA_TXC_P/N	TMDS_IG_TXC_P/N	LVDS_IG_A_CLK_P/N
=MCP_IFPA_TXD_P/N<0>	TMDS_IG_TXD_P/N<0>	LVDS_IG_A_DATA_P/N<0>
=MCP_IFPA_TXD_P/N<1>	TMDS_IG_TXD_P/N<1>	LVDS_IG_A_DATA_P/N<1>
=MCP_IFPA_TXD_P/N<2>	TMDS_IG_TXD_P/N<2>	LVDS_IG_A_DATA_P/N<2>
=MCP_IFPA_TXD_P/N<3>	(UNUSED)	LVDS_IG_A_DATA_P/N<3>
=MCP_IFPB_TXC_P/N	(UNUSED)	LVDS_IG_B_CLK_P/N
=MCP_IFPB_TXD_P/N<0>	TMDS_IG_TXD_P/N<3>	LVDS_IG_B_DATA_P/N<0>
=MCP_IFPB_TXD_P/N<1>	TMDS_IG_TXD_P/N<4>	LVDS_IG_B_DATA_P/N<1>
=MCP_IFPB_TXD_P/N<2>	TMDS_IG_TXD_P/N<5>	LVDS_IG_B_DATA_P/N<2>
=MCP_IFPB_TXD_P/N<3>	(UNUSED)	LVDS_IG_B_DATA_P/N<3>
=MCP_IFPAB_DDC_CLK	TMDS_IG_DDC_CLK	LVDS_IG_DDC_CLK
=MCP_IFPAB_DDC_DATA	TMDS_IG_DDC_DATA	LVDS_IG_DDC_DATA

LVDS: Power +VDD_IFPx at 1.8V
TMDS: Power +VDD_IFPx at 3.3V

SYNC MASTER=K99 MLB

SYNC DATE=04/08/2016

PAGE TITLE

MCP Graphics

 Apple Inc.

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER

051-8467

REVISION

3.3.0


BRANCH

PAGE

17 OF 110

SHEET

17 OF 74



Internal MAC Disable:
Connect RGMII_RXD<0:3> together to 10K pull-down.
Connect RGMII_RXCLK to 10K pull-down.
Connect RGMII_RXCTL to 10K pull-down.
Connect RGMII_INTR to 10K pull-down (if not used as GPIO).
+3.3V_PLL_MAC_DUAL must remain connected to 3.3V RMGT rail.
RGMII_COMP_VDD/_GND must remain connected as shown.
Connect RGMII_VREF to 10K pull-down.
Connect RGMII_MDIO to 10K pull-down.
All other pins can be left TP or NC.

SYNC MASTER=K99 MLB

SYNC DATE=04/08/2016

MCP SATA, USB & Ethernet

Apple Inc.


051-8467

3.3.0

18 OF 110


18 OF 74

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED




HDA Output Caps


For EMI Reduction on HDA interface



GPIO Pull-Ups/Downs



Platform-Specific Connections



NOTE: MCP SLP_S5# signal has the behavior of Intel's SLP_S4# signal

BUF_SIO_CLK Frequency	
Frequency	HDA_SYNC
24 MHz	1
14.31818 MHz	0

BIOS Boot Select

I/F	LPC_FRAME#
LPC	0
SPI	1

NOTE: MCP89 does not support FWH, only LPC ROMs. So Apple designs will not use LPC for BootROM override.

SPI Frequency Select

Frequency	SPI_DO	SPI_CLK
25.0 MHz	0	0
31.2 MHz	0	1
42.7 MHz	1	0
62.5 MHz	1	1

NOTE: 42 & 62 MHz use FAST_READ command. Straps not provided on this page.


NOTE: MCP SLP_S5# pin has the behavior of Intel's SLP_S4# signal.

MCP_SPKR:

0 = USER mode (Normal boot mode)
1 = SAFE mode (For ROMSIP recovery)

Connects to SMC for automatic recovery.

SYNC MASTER=K99_MLB		SYNC DATE=04/08/2016	
PAGE TITLE		MCP HDA, LPC & MISC	
Apple Inc.		DRAWING NUMBER	051-8467
		REVISION	3.3.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	19 OF 110
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	19 OF 74
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



Current numbers from MCP89 A01 Bring-Up Support document (MCP80_TDP_EDP_Bringup_Targets_Apple.pdf, dated August 5, 2009). K6/K69 EDP currents used.

SYNC MASTER=K99 MLB

SYNC DATE=04/08/2016

MCP Power & Ground

Apple Inc.

051-8467

3.3.0

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

IV ALL RIGHTS RESERVED

20 OF 110

20 OF 74



DIMM CKE Clamps

CKE must be held low to keep memory in self-refresh.
Clamps enable before MCP89 MEMVDD rail switched off.
Clamps release after MCP89 MEMVDD is up and CKEs are driven by MCP89.
Clamps also discharge VTT rail via termination resistor on each CKE signal on DIMM.
Q2355/Q2356 chosen for low output capacitance.

NO STUBS on CKE signals!

SYNC MASTER=K99 MLB

SYNC DATE=04/08/2016

MCP89 Memory Rail Gating

Apple Inc.

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER

051-8467

SIZE

D

REVISION

3.3.0


BRANCH


PAGE

23 OF 110

SHEET

21 OF 74





Current numbers from MCP89 A01 Bring-Up Support document (MCP80_TDP_EDP_Bringup_Targets_Apple.pdf, dated August 5, 2009). K6/K69 EDP currents used.

SYNC MASTER=K99 MLB

SYNC DATE=04/08/2016

MCP Standard Decoupling

Apple Inc.

051-8467

3.3.0

25 OF 110

23 OF 74

NOTICE OF PROPRIETARY PROPERTY:


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

IV ALL RIGHTS RESERVED




Current numbers from MCP89 A01 Bring-Up Support document (MCP80_TDP_EDP_Bringup_Targets_Apple.pdf, dated August 5, 2009). K6/K69 EDP currents used.

SYNC_MASTER=K99_MLB		SYNC_DATE=04/08/2010	
PAGE TITLE			
MCP Graphics Support			
 Apple Inc.		DRAWING NUMBER	051-8467
		REVISION	3.3.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	26 OF 110
		SHEET	24 OF 74




SYNC MASTER=(K99 MLB)		SYNC DATE=(02/11/2010)	
PAGE TITLE		SB Misc	
 Apple Inc.		DRAWING NUMBER	051-8467
		REVISION	3.3.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	28 OF 110
		SHEET	25 OF 74




A14/A15 FOR 2G/4G MONO ONLY
CS1 IS FOR 2G DDP RANK CONTROL

SYNC MASTER=K99 MLB		SYNC DATE=04/08/2016	
PAGE TITLE			
DDR3 DRAM Channel A (0-31)			
 Apple Inc.		DRAWING NUMBER	051-8467
		REVISION	3.3.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	31 OF 110
		SHEET	26 OF 74




A14/A15 FOR 2G/4G MONO ONLY
CS1 IS FOR 2G DDP RANK CONTROL

SYNC MASTER=K99 MLB		SYNC DATE=04/08/2016	
PAGE TITLE			
DDR3 DRAM Channel A		(32-63)	
 Apple Inc.		DRAWING NUMBER	051-8467
		REVISION	3.3.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	32 OF 110
		SHEET	27 OF 74




A14/A15 FOR 2G/4G MONO ONLY
CS1 IS FOR 2G DDP RANK CONTROL


SYNC MASTER=K99 MLB		SYNC DATE=04/08/2016	
PAGE TITLE		DDR3 DRAM Channel B (0-31)	
 Apple Inc.		DRAWING NUMBER	051-8467
		REVISION	3.3.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	33 OF 110
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	28 OF 74
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			





A14/A15 FOR 2G/4G MONO ONLY
CS1 IS FOR 2G DDP RANK CONTROL

SYNC MASTER=K99 MLB		SYNC DATE=04/08/2016	
PAGE TITLE			
DDR3 DRAM Channel B		B (32-63)	
 Apple Inc.	DRAWING NUMBER		SIZE
	051-8467		D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	
		3.3.0	
		BRANCH	
		PAGE	
		34 OF 110	
		SHEET	
		29 OF 74	









Page Notes


Power aliases required by this page:
- =PP3V3_S3_VREFMRGN
- =PPVTT_S3_DDR_BUF

Signal aliases required by this page:
- =I2C_VREFDACS_SCL
- =I2C_VREFDACS_SDA
- =I2C_PCA9557D_SCL
- =I2C_PCA9557D_SDA

BOM options provided by this page:
VREFMRGN:YES - Stuffs VREF Margining Circuitry.
VREFMRGN:NO - Bypasses VREF Margining Circuitry.


	MEM VREF DQ	MEM VREF CA	MEM VREG	CPU GTLREF (FSB)
DAC Channel:	A	C	D	D
PCA9557D Pin:	1	3	5	7
Nominal value		0.75V (DAC: 0x3A)	1.5V (DAC: 0x3A)	0.7V (DAC: 0x8B)
Margined target:		0.300V - 1.200V (+/- 450mV)	1.998V - 1.002V (+/- 498mV)	0.200V - 1.050V (+/- 500mV)
DAC range:		0.000V - 1.501V (0x00 - 0x74)	0.000V - 1.501V (0x00 - 0x74)	0.000V - 1.191V (0x00 - 0x5C)
VRef current:		+3.4mA - -3.4mA (- = sourced)	+33uA - -33uA (- = sourced)	+750uA - -528uA (- = sourced)
DAC step size:		7.69mV / step @ output	8.59mV / step @ output	9.24mV / step @ output

SYNC MASTER=K99 MLB		SYNC DATE=04/08/2016	
PAGE TITLE			
FSB/DDR3 Vref Margining			
 Apple Inc.		DRAWING NUMBER	051-8467
		SIZE	D
		REVISION	3.3.0
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED.			
		PAGE	39 OF 110
		SHEET	33 OF 74



3V S3 WLAN FET	
MOSFET	TPCP8102
CHANNEL	P-TYPE
RDS(ON)	20-30 MOHM @2.5V
LOADING	0.750 A (EDP)

SYNC MASTER=K99 MLB		SYNC DATE=04/08/2016	
PAGE TITLE		X21 WIRELESS CONNECTOR	
Apple Inc.		DRAWING NUMBER	051-8467
		REVISION	3.3.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	40 OF 110
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	34 OF 74
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



PAGE TITLE		DRAWING NUMBER		SIZE	
SATA CONNECTOR		051-8467		D	
Apple Inc.		REVISION		3.3.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE		45 OF 110	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET		35 OF 74	
II NOT TO REPRODUCE OR COPY IT					
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART					
IV ALL RIGHTS RESERVED					

D

C

B

A


D

C


B

A


Port Power Switch




USB/SMC Debug Mux




Right USB Port




SYNC_MASTER=K99_MLB		SYNC_DATE=03/01/2016	
PAGE_TITLE			
External USB Connectors			
 Apple Inc.		DRAWING NUMBER	051-8467
		REVISION	3.3.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	46 OF 110
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	36 OF 74
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			




SYNC MASTER=(MASTER)		SYNC DATE=(MASTER)	
PAGE TITLE		Left I/O (LI0) Connector	
 Apple Inc.		DRAWING NUMBER	051-8467
		REVISION	3.3.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	47 OF 110
		SHEET	37 OF 74







SMC Reset "Button", Supervisor & AVREF Supply




Debug Power "Buttons"




SMC Crystal Circuit




System (Sleep) LED Circuit




SMC FSB to 3.3V Level Shifting




SMC Aliases




Unused Pins




SMC Pull-ups





SMC Pull-downs




SYNC_MASTER=(K99_MLB)		SYNC_DATE=(03/01/2010)	
PAGE TITLE			
SMC Support			
Apple Inc.		DRAWING NUMBER	051-8467
		REVISION	3.3.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		50 OF 110	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		40 OF 74	
IV ALL RIGHTS RESERVED			









CPU Voltage Sense / Filter




MCP Voltage Sense / Filter




PBUS Voltage Sense Enable & Filter




DDR3 1V5R1V35 Current Sense / Filter





AirPort Current Sense / Filter




HDD Current Sense / Filter




LCD Backlight Driver Input Current Sense / Filter




SYNC MASTER=K99 MLB		SYNC DATE=04/08/2016	
PAGE TITLE		Voltage & Current Sensing	
Apple Inc.		DRAWING NUMBER	051-8467
		REVISION	3.3.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	53 OF 110
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	43 OF 74
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			




DCIN (AMON) Current Sense, RMUX & Filter




Battery (BMON) Current Sense, MUX & Filter




Chipset Regulators High-Side Current Sense / Filter



MCP VCore Current Sense Filter




MCP MEM VDD Current Sense / Filter



VERIFY ALL RESISTOR AND GAINS

CPU VCore Load Side Current Sense / Filter



SYNC MASTER=K99 MLB		SYNC DATE=04/08/2016	
PAGE TITLE			
Current Sensing			
 Apple Inc.		DRAWING NUMBER	051-8467
		SIZE	D
		REVISION	3.3.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
		PAGE	54 OF 110
		SHEET	44 OF 74

D

C

B

A


D

C


B

A

CPU T-Diode Thermal Sensor




MCP T-Diode Thermal Sensor





SYNC MASTER=K99 MLB		SYNC DATE=04/08/2016	
PAGE TITLE		Thermal Sensors	
Apple Inc.		DRAWING NUMBER	051-8467
		REVISION	3.3.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	55 OF 110
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	45 OF 74
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

FAN CONNECTOR



SYNC_MASTER=K99_MLB		SYNC_DATE=04/08/2016	
PAGE_TITLE		Fan	
		DRAWING_NUMBER	051-8467
		REVISION	3.3.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	56 OF 110
		SHEET	46 OF 74





Frequency	SPI_MOSI	SPI_CLK
25.0 MHz	0	0
31.2 MHz	0	1
41.7 MHz	1	0
62.5 MHz	1	1

NOTE: 42 & 62 MHz use FAST_READ command.

D

D

C


C





B

A

Δ



MLB to LIO Power Cable Connector




3.425V "G3Hot" Supply


Supply needs to guarantee 3.31V delivered to SMC VRef generator

Debug LEDs


(For development only)




Right Speaker Connector



K16-Specific Battery Connector



SYNC MASTER=(MASTER)		SYNC DATE=(MASTER)	
PAGE TITLE		SIZE	
DC-In & Battery Connectors		051-8467	
Apple Inc.		REVISION	
		3.3.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		69 OF 110	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		50 OF 74	
IV ALL RIGHTS RESERVED			



This node is powered through body diodes:
* DCIN through Q7080.
* PBUS through Q7085, charger TOP FETs and Q7055.

Inrush Limiter

D

D

C

C


B

B


A

A

PAGE TITLE		PAGE TITLE	
PBus Supply & Battery Charger		PBus Supply & Battery Charger	
Apple Inc.		Apple Inc.	
NOTICE OF PROPRIETARY PROPERTY:		NOTICE OF PROPRIETARY PROPERTY:	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE	
II NOT TO REPRODUCE OR COPY IT		II NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART	
IV ALL RIGHTS RESERVED		IV ALL RIGHTS RESERVED	
DRAWING NUMBER		DRAWING NUMBER	
051-8467		051-8467	
REVISION		REVISION	
3.3.0		3.3.0	
BRANCH		BRANCH	
PAGE		PAGE	
70 OF 110		70 OF 110	
SHEET		SHEET	
51 OF 74		51 OF 74	



SYNC_MASTER=K99_MLB		SYNC_DATE=04/08/2016	
PAGE TITLE			
5V / 3.3V Power Supply		DRAWING NUMBER	
 Apple Inc.		051-8467	
		SIZE D	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	
		3.3.0	
BRANCH		PAGE	
		72 OF 110	
		SHEET	
		52 OF 74	



Use LVDDR3:YES for fixed 1.35V operation or LVDDR3:NO for fixed 1.5V operation.

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
114S0331	1	RES, 15K, 1%, 1/16W, MF-LF, 0402	R7321		LVDDR3:NO

SYNC MASTER=K16 MLB

SYNC DATE=06/01/2016

1.5V/1.35V LVDDR3 Supply

Apple Inc.

051-8467


3.3.0

73 OF 110

53 OF 74

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED



K6 NOTES : XOR AND INVERTER IS REMOVED, CANNOT SYNC THIS PAGE FROM T27

SYNC_MASTER=(K99_MLB)

SYNC_DATE=(02/11/2010)

MCP VCore Regulator

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER

051-8467

REVISION

3.3.0

BRANCH


PAGE

75 OF 110


SHEET

55 OF 74

1.5V S0 Regulator




5.0V S5 IPD LDO



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
353S3034	1	IC, LDO, MIC5235, 5V, 1%, 150mA, SOT23-5	U7760		IPD_5V:S5_EXT


1.05V S0 MCP PLL LDO



BOMOPTIONS:


MCPPLL_R:LD0 - 1.05V S0 USED FOR MCP PLL LDO POWER.
MCPPLL_LD0 - STUFFS U7740 AND RELATED CIRCUITRY.
TO USE U7740, MCPPLL_R:LD0 AND MCPPLL_LD0 MUST BE ACTIVE.
TO USE 1.05V S0, MCPPLL_R:REG MUST BE ACTIVE, MCPPLL_LD0 CAN BE ACTIVE, MCPPLL_R:LD0 MUST BE INACTIVE.

MCP 0.9V S5 (AUXC) Switcher




SYNC MASTER=K99 MLB		SYNC DATE=04/08/2016	
PAGE TITLE		Misc Power Supplies	
Apple Inc.		DRAWING NUMBER	051-8467
		REVISION	3.3.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	77 OF 110
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	57 OF 74
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			


8	7	
---	---	--




S3 Rail Enables



ENET Rail Enables



S0 Rail Enables




VTT Rail Enable


VTT rail must ramp up in about the same time as MEMVDD rail (Q2300).

5	4
---	---

S0 Rail PG00D (ISL Version)




S0 Rail PG00D (BJT Version)



WLAN Enable Generation

```
"WLAN" = ("S3" && "AP_PWR_EN" && ("AC" || "S0"))
```


NOTE: S3 term is guaranteed by S3 pull-up on open-drain AP_PWR_EN signal.
NOTE: "AC" term valid only when Q7891 is stuffed





2	1
---	---

State	SMC_PM_G2_ENABLE	PM_SLP_S4_L	PM_SLP_S3_L
Run (S0)	1	1	1
Sleep (S3)	1	1	0
Soft-Off (S5)	1	0	0
Battery Off (G3Hot)	0	0	0

ISL6259 Frequency Select









LCD Connector
Internal DP Connector: 518S0787

CRITICAL
J9000
CABLINE-CA
F-RT-SM

LED Backlight I/F
↑
↓
DisplayPort I/F

SYNC MASTER=K99 MLB		SYNC DATE=07/23/2016	
PAGE TITLE			
Internal DisplayPort Connector			
 Apple Inc.		DRAWING NUMBER	051-8467
		SIZE	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	3.3.0
		BRANCH	
		PAGE	90 OF 110
		SHEET	60 OF 74



[illegible]

Port Power Switch

CRITICAL

U9480
TPS2051B
SOT23

PP3V3 SW DPILIM
TP DPPWR OC L

L9400
FERR-120-OHM-3A

C9400
0.01UF

PP3V3 SW DPPWR
VOLTAGE=3.3V

CRITICAL
C9487
100UF

CRITICAL
C9480
22UF

CRITICAL
C9481
0.1UF

CRITICAL
C9485
0.1UF

CRITICAL
C9486
10UF

DP_EXT ML P<3> C9414
0.1UF

DP_EXT ML N<3> C9415
0.1UF

DP_EXT AUX CH C P

DP_EXT AUX CH C N

PP3V3 S0 DP_CONN

PP5VR3V3 S0 DP_CADET

R9443
100K

R9442
100K

DP_EXT CA DET

Q9440
2N7002DW-X-G
SOT-363

DP CA DET Q L

NOTE: Q9440 must have Drain to Gate leakage of < 500 nA and gate to Source resistance of > 5 MΩ.

Q9440
2N7002DW-X-G
SOT-363

DP CA DET Q

DP to DVI/HDMI Cable Adapter (CA) has 100k pull-up to DP_PWR.

R9422
100K

PP3V3 SW DPILIM

R9444
10K

Q9441
2N7002DW-X-G
SOT-363

DP_EXT HPD

DP_EXT HPD L

Q9441
2N7002DW-X-G
SOT-363

DP HPD Q

R9423
100K

DP Source must pull down HPD input with greater than or equal to 100K (DPv1.1a).

CRITICAL
J9400
MINIDSPYPR-T-K99
F-RT-TH

CRITICAL
D9410
RCLAMP0524P
SLP2510P8

CRITICAL
FL9400
12-OHM-100MA
TCM1210-4SM

CRITICAL
FL9401
12-OHM-100MA
TCM1210-4SM

CRITICAL
FL9402
12-OHM-100MA
TCM1210-4SM

CRITICAL
D9411
RCLAMP0524P
SLP2510P8

CRITICAL
D9400
RCLAMP0504F
SC70-6-1

DP_EXT ML P<0> C9410
0.1UF

DP_EXT ML N<0> C9411
0.1UF

DP_EXT ML P<1> C9412
0.1UF

DP_EXT ML N<1> C9413
0.1UF

DP_EXT ML P<2> C9416
0.1UF

DP_EXT ML N<2> C9417
0.1UF

DP_EXT ML F P<0>

DP_EXT ML F N<0>

DP_EXT ML F P<1>

DP_EXT ML F N<1>

DP_EXT ML F P<2>

DP_EXT ML F N<2>

DP_EXT ML C P<0>

DP_EXT ML C N<0>

DP_EXT ML C P<1>

DP_EXT ML C N<1>

DP_EXT ML C P<2>

DP_EXT ML C N<2>

DP_EXT ML F P<0>

DP_EXT ML F N<0>

DP_EXT ML F P<1>

DP_EXT ML F N<1>

DP_EXT ML F P<2>

DP_EXT ML F N<2>

DP_EXT ML C P<0>

DP_EXT ML C N<0>

DP_EXT ML C P<1>

DP_EXT ML C N<1>

DP_EXT ML C P<2>

DP_EXT ML C N<2>

DP_EXT ML F P<0>

DP_EXT ML F N<0>

DP_EXT ML F P<1>

DP_EXT ML F N<1>

DP_EXT ML F P<2>

DP_EXT ML F N<2>

DP_EXT ML C P<0>

DP_EXT ML C N<0>

DP_EXT ML C P<1>

DP_EXT ML C N<1>

DP_EXT ML C P<2>

DP_EXT ML C N<2>

DP_EXT ML F P<0>

DP_EXT ML F N<0>

DP_EXT ML F P<1>

DP_EXT ML F N<1>

DP_EXT ML F P<2>

DP_EXT ML F N<2>

DP_EXT ML C P<0>

DP_EXT ML C N<0>

DP_EXT ML C P<1>

DP_EXT ML C N<1>

DP_EXT ML C P<2>

DP_EXT ML C N<2>

DP_EXT ML F P<0>

DP_EXT ML F N<0>

DP_EXT ML F P<1>

DP_EXT ML F N<1>

DP_EXT ML F P<2>

DP_EXT ML F N<2>

DP_EXT ML C P<0>

DP_EXT ML C N<0>

DP_EXT ML C P<1>

DP_EXT ML C N<1>

DP_EXT ML C P<2>

DP_EXT ML C N<2>

DP_EXT ML F P<0>

DP_EXT ML F N<0>

DP_EXT ML F P<1>

DP_EXT ML F N<1>

DP_EXT ML F P<2>

DP_EXT ML F N<2>

DP_EXT ML C P<0>

DP_EXT ML C N<0>

DP_EXT ML C P<1>

DP_EXT ML C N<1>

DP_EXT ML C P<2>

DP_EXT ML C N<2>

DP_EXT ML F P<0>

DP_EXT ML F N<0>

DP_EXT ML F P<1>

DP_EXT ML F N<1>

DP_EXT ML F P<2>

DP_EXT ML F N<2>

DP_EXT ML C P<0>

DP_EXT ML C N<0>

DP_EXT ML C P<1>

DP_EXT ML C N<1>

DP_EXT ML C P<2>

DP_EXT ML C N<2>

DP_EXT ML F P<0>

DP_EXT ML F N<0>

DP_EXT ML F P<1>

DP_EXT ML F N<1>

DP_EXT ML F P<2>

DP_EXT ML F N<2>

DP_EXT ML C P<0>

DP_EXT ML C N<0>

DP_EXT ML C P<1>

DP_EXT ML C N<1>

DP_EXT ML C P<2>

DP_EXT ML C N<2>

DP_EXT ML F P<0>

DP_EXT ML F N<0>

DP_EXT ML F P<1>

DP_EXT ML F N<1>

DP_EXT ML F P<2>

DP_EXT ML F N<2>

DP_EXT ML C P<0>

DP_EXT ML C N<0>

DP_EXT ML C P<1>

DP_EXT ML C N<1>

DP_EXT ML C P<2>

DP_EXT ML C N<2>

DP_EXT ML F P<0>

DP_EXT ML F N<0>

DP_EXT ML F P<1>

DP_EXT ML F N<1>

DP_EXT ML F P<2>

DP_EXT ML F N<2>

DP_EXT ML C P<0>

DP_EXT ML C N<0>

DP_EXT ML C P<1>

DP_EXT ML C N<1>

DP_EXT ML C P<2>

DP_EXT ML C N<2>

DP_EXT ML F P<0>

DP_EXT ML F N<0>

DP_EXT ML F P<1>

DP_EXT ML F N<1>

DP_EXT ML F P<2>

DP_EXT ML F N<2>

DP_EXT ML C P<0>

DP_EXT ML C N<0>

DP_EXT ML C P<1>

DP_EXT ML C N<1>

DP_EXT ML C P<2>

DP_EXT ML C N<2>

DP_EXT ML F P<0>

DP_EXT ML F N<0>

DP_EXT ML F P<1>

DP_EXT ML F N<1>

DP_EXT ML F P<2>

DP_EXT ML F N<2>

DP_EXT ML C P<0>

DP_EXT ML C N<0>

DP_EXT ML C P<1>

DP_EXT ML C N<1>

DP_EXT ML C P<2>

DP_EXT ML C N<2>

DP_EXT ML F P<0>

DP_EXT ML F N<0>

DP_EXT ML F P<1>

DP_EXT ML F N<1>

DP_EXT ML F P<2>

DP_EXT ML F N<2>

DP_EXT ML C P<0>

DP_EXT ML C N<0>

DP_EXT ML C P<1>

DP_EXT ML C N<1>

DP_EXT ML C P<2>

DP_EXT ML C N<2>

DP_EXT ML F P<0>

DP_EXT ML F N<0>

DP_EXT ML F P<1>

DP_EXT ML F N<1>

DP_EXT ML F P<2>

DP_EXT ML F N<2>

DP_EXT ML C P<0>

DP_EXT ML C N<0>

DP_EXT ML C P<1>

DP_EXT ML C N<1>

DP_EXT ML C P<2>

DP_EXT ML C N<2>

DP_EXT ML F P<0>

DP_EXT ML F N<0>

DP_EXT ML F P<1>

DP_EXT ML F N<1>

DP_EXT ML F P<2>

DP_EXT ML F N<2>

DP_EXT ML C P<0>

DP

D

C

B


A

D

C

B

A





FOR LP8543:
STUFF R9741
NO STUFF R9740, C9740, C9741, R9754

PART NUMBER	QTY		REFERENCE DES	CRITICAL	BOM OPTION
103S0198	3	RES, THIN FLIM, 1/16W, 10.2 OHM, 0.1, 0402, SM	R9717, R9718, R9719		BKLT:ENG
103S0198	3	RES, THIN FLIM, 1/16W, 10.2 OHM, 0.1, 0402, SM	R9720, R9721, R9722		BKLT:ENG
353S2896	1	IC, LP8545, LED BKLT CTRLR, PRODUCTIO, LLP24	U9701	CRITICAL	PROJ:K16
353S2967	1	IC, LP8545, LED BKLT CTRLR, LLP24, K99 VER	U9701	CRITICAL	PROJ:K99

10.2 ohm resistors for current measurement on LED strings.

SYNC MASTER=(K99 MLB)		SYNC DATE=(03/01/2010)	
PAGE TITLE			
LCD Backlight Driver			
 Apple Inc.		DRAWING NUMBER	051-8467
		SIZE	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	3.3.0
		BRANCH	
		PAGE	97 OF 110
		SHEET	63 OF 74





Memory Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MEM_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD
MEM_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
MEM_70D	*	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MEM_CLK2MEM	*	=4:1_SPACING	?
MEM_CTRL2CTRL	*	=2:1_SPACING	?
MEM_CTRL2MEM	*	=2.5:1_SPACING	?
MEM_CMD2CMD	*	=1.5:1_SPACING	?
MEM_CMD2MEM	*	=3:1_SPACING	?
MEM_DATA2DATA	*	=1.5:1_SPACING	?
MEM_DATA2MEM	*	=3:1_SPACING	?
MEM_DQS2MEM	*	=3:1_SPACING	?
MEM_20THER	*	25 MIL	?

NV DG says 3x inner, 4x outer

NV DG says 2x inner, 4x outer

NV DG says 2x inner, 4x outer

NV DG says 2x inner, 4x outer

NV DG says 2x inner, 4x outer

NV DG says 2x inner, 4x outer

NV DG says 2x inner, 4x outer

NV DG says 4x inner, 5x outer

Memory Bus Spacing Group Assignments

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CLK	MEM_CLK	*	MEM_CLK2MEM
MEM_CLK	MEM_CTRL	*	MEM_CLK2MEM
MEM_CLK	MEM_CMD	*	MEM_CLK2MEM
MEM_CLK	MEM_DATA	*	MEM_CLK2MEM
MEM_CLK	MEM_DQS	*	MEM_CLK2MEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CMD	MEM_CLK	*	MEM_CMD2MEM
MEM_CMD	MEM_CTRL	*	MEM_CMD2MEM
MEM_CMD	MEM_CMD	*	MEM_CMD2CMD
MEM_CMD	MEM_DATA	*	MEM_CMD2MEM
MEM_CMD	MEM_DQS	*	MEM_CMD2MEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CTRL	MEM_CLK	*	MEM_CTRL2MEM
MEM_CTRL	MEM_CTRL	*	MEM_CTRL2CTRL
MEM_CTRL	MEM_CMD	*	MEM_CTRL2MEM
MEM_CTRL	MEM_DATA	*	MEM_CTRL2MEM
MEM_CTRL	MEM_DQS	*	MEM_CTRL2MEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_DATA	MEM_CLK	*	MEM_DATA2MEM
MEM_DATA	MEM_CTRL	*	MEM_DATA2MEM
MEM_DATA	MEM_CMD	*	MEM_DATA2MEM
MEM_DATA	MEM_DATA	*	MEM_DATA2DATA
MEM_DATA	MEM_DQS	*	MEM_DATA2MEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_DQS	MEM_CLK	*	MEM_DQS2MEM
MEM_DQS	MEM_CTRL	*	MEM_DQS2MEM
MEM_DQS	MEM_CMD	*	MEM_DQS2MEM
MEM_DQS	MEM_DATA	*	MEM_DQS2MEM
MEM_DQS	MEM_DQS	*	MEM_DQS2MEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CLK	*	*	MEM_20THER
MEM_CTRL	*	*	MEM_20THER
MEM_CMD	*	*	MEM_20THER
MEM_DATA	*	*	MEM_20THER
MEM_DQS	*	*	MEM_20THER

DDR3:

DQ signals should be matched within 5 ps of associated DQS pair.

DQS intra-pair matching should be within 1 ps, inter-pair matching should be within 360 ps

No DQS to clock matching requirement.

CLK intra-pair matching should be within 1 ps, inter-pair matching should be within 2 ps.

CMD/CTRL signals should be matched within 150 ps.

All memory signals maximum length is 1.030 ps.

SOURCE: MCP89 Interface DG (DG-04625-001_v0.9), Section 2.2.3

SOURCE: Santa Rosa Platform DG, Rev 1.0 (#21112), Section 6.2

MCP MEM COMP Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MCP_MEM_COMP	*	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MCP_MEM_COMP	*	=2x_DIELECTRIC	?

SOURCE: MCP89 Interface DG (DG-04625-001_v0.9), Section 2.2.2

Memory Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
MEM_A_CLK	MEM_70D	MEM_CLK	MEM A CLK P<5..0>	9 15 26 27 32
MEM_A_CLK	MEM_70D	MEM_CLK	MEM A CLK N<5..0>	9 15 26 27 32
MEM_A_CKE	MEM_50S	MEM_CTRL	MEM A CKE<3..0>	15 21 26 27 32
MEM_A_CNTL	MEM_50S	MEM_CTRL	MEM A CS L<3..0>	15 26 27 32
MEM_A_CNTL	MEM_50S	MEM_CTRL	MEM A ODT<3..0>	15 26 27 32
MEM_A_CMD	MEM_50S	MEM_CMD	MEM A A<15..0>	9 15 26 27 32
MEM_A_CMD	MEM_50S	MEM_CMD	MEM A BA<2..0>	15 26 27 32
MEM_A_CMD	MEM_50S	MEM_CMD	MEM A RAS L	15 26 27 32
MEM_A_CMD	MEM_50S	MEM_CMD	MEM A CAS L	15 26 27 32
MEM_A_CMD	MEM_50S	MEM_CMD	MEM A WE L	15 26 27 32
MEM_A_DQ_BYTE0	MEM_55S	MEM_DATA	MEM A DQ<7..0>	15 26
MEM_A_DQ_BYTE1	MEM_55S	MEM_DATA	MEM A DQ<15..8>	15 26
MEM_A_DQ_BYTE2	MEM_55S	MEM_DATA	MEM A DQ<23..16>	15 26
MEM_A_DQ_BYTE3	MEM_55S	MEM_DATA	MEM A DQ<31..24>	15 26
MEM_A_DQ_BYTE4	MEM_55S	MEM_DATA	MEM A DQ<39..32>	15 27
MEM_A_DQ_BYTE5	MEM_55S	MEM_DATA	MEM A DQ<47..40>	15 27
MEM_A_DQ_BYTE6	MEM_55S	MEM_DATA	MEM A DQ<55..48>	15 27
MEM_A_DQ_BYTE7	MEM_55S	MEM_DATA	MEM A DQ<63..56>	15 27
MEM_A_DQ_BYTE0	MEM_55S	MEM_DATA	MEM A DM<0>	15 26
MEM_A_DQ_BYTE1	MEM_55S	MEM_DATA	MEM A DM<1>	15 26
MEM_A_DQ_BYTE2	MEM_55S	MEM_DATA	MEM A DM<2>	15 26
MEM_A_DQ_BYTE3	MEM_55S	MEM_DATA	MEM A DM<3>	15 26
MEM_A_DQ_BYTE4	MEM_55S	MEM_DATA	MEM A DM<4>	15 27
MEM_A_DQ_BYTE5	MEM_55S	MEM_DATA	MEM A DM<5>	15 27
MEM_A_DQ_BYTE6	MEM_55S	MEM_DATA	MEM A DM<6>	15 27
MEM_A_DQ_BYTE7	MEM_55S	MEM_DATA	MEM A DM<7>	15 27
MEM_A_DQS0	MEM_70D	MEM_DQS	MEM A DQS P<0>	15 26
MEM_A_DQS0	MEM_70D	MEM_DQS	MEM A DQS N<0>	15 26
MEM_A_DQS1	MEM_70D	MEM_DQS	MEM A DQS P<1>	15 26
MEM_A_DQS1	MEM_70D	MEM_DQS	MEM A DQS N<1>	15 26
MEM_A_DQS2	MEM_70D	MEM_DQS	MEM A DQS P<2>	15 26
MEM_A_DQS2	MEM_70D	MEM_DQS	MEM A DQS N<2>	15 26
MEM_A_DQS3	MEM_70D	MEM_DQS	MEM A DQS P<3>	15 26
MEM_A_DQS3	MEM_70D	MEM_DQS	MEM A DQS N<3>	15 26
MEM_A_DQS4	MEM_70D	MEM_DQS	MEM A DQS P<4>	15 27
MEM_A_DQS4	MEM_70D	MEM_DQS	MEM A DQS N<4>	15 27
MEM_A_DQS5	MEM_70D	MEM_DQS	MEM A DQS P<5>	15 27
MEM_A_DQS5	MEM_70D	MEM_DQS	MEM A DQS N<5>	15 27
MEM_A_DQS6	MEM_70D	MEM_DQS	MEM A DQS P<6>	15 27
MEM_A_DQS6	MEM_70D	MEM_DQS	MEM A DQS N<6>	15 27
MEM_A_DQS7	MEM_70D	MEM_DQS	MEM A DQS P<7>	15 27
MEM_A_DQS7	MEM_70D	MEM_DQS	MEM A DQS N<7>	15 27
MEM_B_CLK	MEM_70D	MEM_CLK	MEM B CLK P<5..0>	9 15 28 29 32
MEM_B_CLK	MEM_70D	MEM_CLK	MEM B CLK N<5..0>	9 15 28 29 32
MEM_B_CKE	MEM_50S	MEM_CTRL	MEM B CKE<3..0>	15 21 28 29 32
MEM_B_CNTL	MEM_50S	MEM_CTRL	MEM B CS L<3..0>	15 28 29 32
MEM_B_CNTL	MEM_50S	MEM_CTRL	MEM B ODT<3..0>	15 28 29 32
MEM_B_CMD	MEM_50S	MEM_CMD	MEM B A<15..0>	9 15 28 29 32
MEM_B_CMD	MEM_50S	MEM_CMD	MEM B BA<2..0>	15 28 29 32
MEM_B_CMD	MEM_50S	MEM_CMD	MEM B RAS L	15 28 29 32
MEM_B_CMD	MEM_50S	MEM_CMD	MEM B CAS L	15 28 29 32
MEM_B_CMD	MEM_50S	MEM_CMD	MEM B WE L	15 28 29 32
MEM_B_DQ_BYTE0	MEM_55S	MEM_DATA	MEM B DQ<7..0>	15 28
MEM_B_DQ_BYTE1	MEM_55S	MEM_DATA	MEM B DQ<15..8>	15 28
MEM_B_DQ_BYTE2	MEM_55S	MEM_DATA	MEM B DQ<23..16>	15 28
MEM_B_DQ_BYTE3	MEM_55S	MEM_DATA	MEM B DQ<31..24>	15 28
MEM_B_DQ_BYTE4	MEM_55S	MEM_DATA	MEM B DQ<39..32>	15 29
MEM_B_DQ_BYTE5	MEM_55S	MEM_DATA	MEM B DQ<47..40>	15 29
MEM_B_DQ_BYTE6	MEM_55S	MEM_DATA	MEM B DQ<55..48>	15 29
MEM_B_DQ_BYTE7	MEM_55S	MEM_DATA	MEM B DQ<63..56>	15 29
MEM_B_DQ_BYTE0	MEM_55S	MEM_DATA	MEM B DM<0>	15 28
MEM_B_DQ_BYTE1	MEM_55S	MEM_DATA	MEM B DM<1>	15 28
MEM_B_DQ_BYTE2	MEM_55S	MEM_DATA	MEM B DM<2>	15 28
MEM_B_DQ_BYTE3	MEM_55S	MEM_DATA	MEM B DM<3>	15 28
MEM_B_DQ_BYTE4	MEM_55S	MEM_DATA	MEM B DM<4>	15 29
MEM_B_DQ_BYTE5	MEM_55S	MEM_DATA	MEM B DM<5>	15 29
MEM_B_DQ_BYTE6	MEM_55S	MEM_DATA	MEM B DM<6>	15 29
MEM_B_DQ_BYTE7	MEM_55S	MEM_DATA	MEM B DM<7>	15 29
MEM_B_DQS0	MEM_70D	MEM_DQS	MEM B DQS P<0>	15 28
MEM_B_DQS0	MEM_70D	MEM_DQS	MEM B DQS N<0>	15 28
MEM_B_DQS1	MEM_70D	MEM_DQS	MEM B DQS P<1>	15 28
MEM_B_DQS1	MEM_70D	MEM_DQS	MEM B DQS N<1>	15 28
MEM_B_DQS2	MEM_70D	MEM_DQS	MEM B DQS P<2>	15 28
MEM_B_DQS2	MEM_70D	MEM_DQS	MEM B DQS N<2>	15 28
MEM_B_DQS3	MEM_70D	MEM_DQS	MEM B DQS P<3>	15 28
MEM_B_DQS3	MEM_70D	MEM_DQS	MEM B DQS N<3>	15 28
MEM_B_DQS4	MEM_70D	MEM_DQS	MEM B DQS P<4>	15 29
MEM_B_DQS4	MEM_70D	MEM_DQS	MEM B DQS N<4>	15 29
MEM_B_DQS5	MEM_70D	MEM_DQS	MEM B DQS P<5>	15 29
MEM_B_DQS5	MEM_70D	MEM_DQS	MEM B DQS N<5>	15 29
MEM_B_DQS6	MEM_70D	MEM_DQS	MEM B DQS P<6>	15 29
MEM_B_DQS6	MEM_70D	MEM_DQS	MEM B DQS N<6>	15 29
MEM_B_DQS7	MEM_70D	MEM_DQS	MEM B DQS P<7>	15 29
MEM_B_DQS7	MEM_70D	MEM_DQS	MEM B DQS N<7>	15 29
MCP_MEM_COMP	MCP_MEM_COMP	MCP_MEM_COMP	MEM B DQS P<0>	15
MCP_MEM_COMP	MCP_MEM_COMP	MCP_MEM_COMP	MEM B DQS N<0>	15

MEM_A/B_CKE EC SET NAME IS CHANGED ON K6, CANNOT SYNC THIS PAGE FROM T27

SYNC MASTER=K99 MLB		SYNC DATE=04/08/2016	
PAGE TITLE			
Memory Constraints			
 Apple Inc.	DRAWING NUMBER	051-8467	SIZE
	REVISION	3.3.0	D
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
		PAGE	101 OF 110
		SHEET	67 OF 74

PCI-Express

[illegible]

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PCIE	*	=3X_DIELECTRIC	?
CLK_PCIE	*	20 MIL	?
MCP_PEX_COMP	*	8 MIL	?

SOURCE: MCP89 Interface DG (DG-04625-001_v0.9), Section 2.3

NEED PCIe Gen1/Gen2 notes!

Analog Video Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CRT_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CRT	*	20 MIL	?
CRT_2CRT	*	15 MIL	?
CRT_2CLK	*	50 MIL	?
CRT_2SWITCHER	*	250 MIL	?
CRT_SYNC	*	=4x_DIELECTRIC	?
MCP_DAC_COMP	*	=2x_DIELECTRIC	?

CRT signal single-ended impedance varies by location:

- 37.5-ohm from MCP to first termination resistor.
- 50-ohm from first to second termination resistor.
- 75-ohm from output of three-pole filter to connector (if possible).

R/G/B signals should be matched as close as possible and < 10 inches.

Source: MCP89 Interface DG (DG-04625-001_v0.9), Section 2.4.1.

Digital Video Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DP_90D	*	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF
LVDS_100D	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF
MCP_DV_COMP	*	Y	20 MIL	20 MIL	=STANDARD	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DISPLAYPORT	*	=3x_DIELECTRIC	?
LVDS	*	=3x_DIELECTRIC	?

LVDS intra-pair matching should be 5 mils. Pairs should be matched within 100 mils.
NOTE: NV DG recommends 90 ohm differential for LVDS, but cable/display assume 100 ohm.
DisplayPort/TMDS intra-pair matching should be 5 ps. Inter-pair matching should be within 100 ps.
DisplayPort AUX CH intra-pair matching should be 5 ps. No relationship to other signals.
Max trace length: LVDS 10 inches, DP 8.5 inches.
SOURCE: MCP89 Interface DG (DG-04625-001_v0.9), Section 2.4.2

SATA Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SATA_90D	*	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SATA	*	=3x_DIELECTRIC	?
SATA_TERM	*	8 MIL	?

SATA intra-pair matching should be 1 ps.
Max trace length: 12 inches for SATA Gen1/Gen2, TBD for SATA Gen3.
SOURCE: MCP89 Interface DG (DG-04625-001_v0.9), Section 2.6

MCP89 Net Properties

ELECTRICAL_CONSTRAINT_SET		NET_TYPE		
		PHYSICAL	SPACING	
		PCIE_90D	PCIE	PEG R2D P<15..0>
		PCIE_90D	PCIE	PEG R2D N<15..0>
	PEG_R2D	PCIE_90D	PCIE	PEG R2D C P<15..0>
		PCIE_90D	PCIE	PEG R2D C N<15..0>
	PEG_D2R	PCIE_90D	PCIE	PEG D2R P<15..0>
		PCIE_90D	PCIE	PEG D2R N<15..0>
		PCIE_90D	PCIE	PEG D2R C P<15..0>
		PCIE_90D	PCIE	PEG D2R C N<15..0>
		PCIE_90D	PCIE	PCIE AP R2D P
		PCIE_90D	PCIE	PCIE AP R2D N
	PCIE_AP_R2D	PCIE_90D	PCIE	PCIE AP R2D C P
		PCIE_90D	PCIE	PCIE AP R2D C N
	PCIE_AP_D2R	PCIE_90D	PCIE	PCIE AP D2R P
		PCIE_90D	PCIE	PCIE AP D2R N
		PCIE_90D	PCIE	PCIE ENET R2D P
		PCIE_90D	PCIE	PCIE ENET R2D N
	PCIE_FNET_R2D	PCIE_90D	PCIE	PCIE ENET R2D C P
		PCIE_90D	PCIE	PCIE ENET R2D C N
	PCIE_FNET_D2R	PCIE_90D	PCIE	PCIE ENET D2R P
		PCIE_90D	PCIE	PCIE ENET D2R N
		PCIE_90D	PCIE	PCIE ENET D2R C P
		PCIE_90D	PCIE	PCIE ENET D2R C N
		PCIE_90D	PCIE	PCIE FW R2D P
		PCIE_90D	PCIE	PCIE FW R2D N
	PCIE_FW_R2D	PCIE_90D	PCIE	PCIE FW R2D C P
		PCIE_90D	PCIE	PCIE FW R2D C N
	PCIE_FW_D2R	PCIE_90D	PCIE	PCIE FW D2R P
		PCIE_90D	PCIE	PCIE FW D2R N
		PCIE_90D	PCIE	PCIE FW D2R C P
		PCIE_90D	PCIE	PCIE FW D2R C N
	MCP_P60_REFCLK	CLK_PCIE_100D	CLK_PCIE	PEG CLK100M P
		CLK_PCIE_100D	CLK_PCIE	PEG CLK100M N
	MCP_P61_REFCLK	CLK_PCIE_100D	CLK_PCIE	PCIE CLK100M AP P
		CLK_PCIE_100D	CLK_PCIE	PCIE CLK100M AP N
	MCP_P62_REFCLK	CLK_PCIE_100D	CLK_PCIE	PCIE CLK100M ENET P
		CLK_PCIE_100D	CLK_PCIE	PCIE CLK100M ENET N
	MCP_P63_REFCLK	CLK_PCIE_100D	CLK_PCIE	PCIE CLK100M FW P
		CLK_PCIE_100D	CLK_PCIE	PCIE CLK100M FW N
	MCP_PEX_CLK_COMP		MCP_PEX_COMP	MCP PEX0 TERMP
	CRT_RED	CRT_50S	CRT	CRT IG R C PR
	CRT_GREEN	CRT_50S	CRT	CRT IG R Y Y
	CRT_BLUE	CRT_50S	CRT	CRT IG B COMP PB
	CRT_SYNC	CRT_50S	CRT_SYNC	CRT IG HSYNC
	CRT_SYNC	CRT_50S	CRT_SYNC	CRT IG VSYNC
	MCP_DAC_RSET		MCP_DAC_COMP	MCP TV DAC RSET
	MCP_DAC_VREF		MCP_DAC_COMP	MCP TV DAC VREF
	DP_INT_M1	DP_90D	DISPLAYPORT	DP IG M1 P<1..0>
	DP_INT_M1	DP_90D	DISPLAYPORT	DP IG M1 N<1..0>
	DP_INT_AUX_CH	DP_90D	DISPLAYPORT	DP IG AUX CH1 P
	DP_INT_AUX_CH	DP_90D	DISPLAYPORT	DP IG AUX CH1 N
	DP_EXT_M1	DP_90D	DISPLAYPORT	DP IG M10 P<3..0>
	DP_EXT_M1	DP_90D	DISPLAYPORT	DP IG M10 N<3..0>
	DP_EXT_AUX_CH	DP_90D	DISPLAYPORT	DP IG AUX CH0 P
	DP_EXT_AUX_CH	DP_90D	DISPLAYPORT	DP IG AUX CH0 N
	MCP_TMDS0_RSET	MCP_DV_COMP		MCP TMDS0 RSET
	MCP_TMDS0_VPROBE			MCP TMDS0 VPROBE
	LVDS_T6_A_CLK	LVDS_100D	LVDS	LVDS IG A CLK P
	LVDS_T6_A_CLK	LVDS_100D	LVDS	LVDS IG A CLK N
	LVDS_T6_A_DATA	LVDS_100D	LVDS	LVDS IG A DATA P<2..0>
	LVDS_T6_A_DATA	LVDS_100D	LVDS	LVDS IG A DATA N<2..0>
	LVDS_T6_A_DATA3	LVDS_100D	LVDS	LVDS IG A DATA P<3>
	LVDS_T6_A_DATA3	LVDS_100D	LVDS	LVDS IG A DATA N<3>
	LVDS_T6_B_CLK	LVDS_100D	LVDS	LVDS IG B CLK P
	LVDS_T6_B_CLK	LVDS_100D	LVDS	LVDS IG B CLK N
	LVDS_T6_B_DATA	LVDS_100D	LVDS	LVDS IG B DATA P<2..0>
	LVDS_T6_B_DATA	LVDS_100D	LVDS	LVDS IG B DATA N<2..0>
	LVDS_T6_B_DATA3	LVDS_100D	LVDS	LVDS IG B DATA P<3>
	LVDS_T6_B_DATA3	LVDS_100D	LVDS	LVDS IG B DATA N<3>
	MCP_IFPAB_RSET	MCP_DV_COMP		MCP IFPAB RSET
	MCP_IFPAB_VPROBE			MCP IFPAB VPROBE
	SATA_HDD_R2D	SATA_90D	SATA	SATA HDD R2D C P
		SATA_90D	SATA	SATA HDD R2D C N
		SATA_90D	SATA	SATA HDD R2D P
		SATA_90D	SATA	SATA HDD R2D N
	SATA_HDD_D2R	SATA_90D	SATA	SATA HDD D2R P
		SATA_90D	SATA	SATA HDD D2R N
		SATA_90D	SATA	SATA HDD D2R C P
		SATA_90D	SATA	SATA HDD D2R C N
	SATA_ODD_R2D	SATA_90D	SATA	SATA ODD R2D C P
		SATA_90D	SATA	SATA ODD R2D C N
		SATA_90D	SATA	SATA ODD R2D P
		SATA_90D	SATA	SATA ODD R2D N
	SATA_ODD_D2R	SATA_90D	SATA	SATA ODD D2R P
		SATA_90D	SATA	SATA ODD D2R N
		SATA_90D	SATA	SATA ODD D2R C P
		SATA_90D	SATA	SATA ODD D2R C N
	MCP_SATA_TERM		SATA_TERM	MCP SATA TERMP

SYNC MASTER=K99 MLB		SYNC DATE=04/08/2016	
PAGE TITLE			
 Apple Inc.		DRAWING NUMBER	SIZE
		051-8467	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	
			3.3.0
		BRANCH	
		PAGE	102 OF 110
		SHEET	
			68 OF 74

LPC Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
LPC_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
CLK_LPC_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
LPC	*	=1.5x_DIELECTRIC	?
CLK_LPC	*	=2x_DIELECTRIC	?

SOURCE: MCP89 Interface DG (DG-04625-001_v0.9), Section 2.7

USB 2.0 Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MCP_USB_RBIA5	*	=STANDARD	8 MIL	8 MIL	=STANDARD	=STANDARD	=STANDARD
USB_90D	*	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
USB	*	=2x_DIELECTRIC	?	USB	TOP, BOTTOM	=4x_DIELECTRIC	?

SOURCE: MCP89 Interface DG (DG-04625-001_v0.9), Section 2.8

SMBus Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SMB_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SMB	*	=2x_DIELECTRIC	?

SOURCE: MCP89 Interface DG (DG-04625-001_v0.9), Section 2.9

HD Audio Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
HDA_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
HDA	*	=2x_DIELECTRIC	?
MCP_HDA_COMP	*	8 MIL	?

SOURCE: MCP89 Interface DG (DG-04625-001_v0.9), Section 2.10

SIO Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CLK_SLOW_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CLK_SLOW	*	=1.5x_DIELECTRIC	?

SOURCE: MCP89 Interface DG (DG-04625-001_v0.9), Section 2.11

SPI Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SPI_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD


SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SPI	*	=1.5x_DIELECTRIC	?

SOURCE: MCP89 Interface DG (DG-04625-001_v0.9), Section 2.12

MCP89 Net Properties

ELECTRICAL_CONSTRAINT_SET		NET_TYPE		
		PHYSICAL	SPACING	
	LPC_AD	LPC_55S	LPC	LPC AD<3...0>
	LPC_FRAME_L	LPC_55S	LPC	LPC FRAME L
	LPC_RESET_L	LPC_55S	LPC	LPC RESET L
	MCP_LPC_CLK0	CLK LPC_55S	CLK LPC	LPC CLK33M SMC R
		CLK LPC_55S	CLK LPC	LPC CLK33M SMC
		CLK LPC_55S	CLK LPC	LPC CLK33M LPCPLUS
	USB_FXTA	USB_90D	USB	USB EXTA P
		USB_90D	USB	USB EXTA N
		USB_90D	USB	USB EXTA MUXED P
		USB_90D	USB	USB EXTA MUXED N
	USB_MINT	USB_90D	USB	USB MINI P
		USB_90D	USB	USB MINI N
	USB_EXTD	USB_90D	USB	USB EXTD P
		USB_90D	USB	USB EXTD N
	USB_CAMERA	USB_90D	USB	USB CAMERA P
		USB_90D	USB	USB CAMERA N
	USB_RT	USB_90D	USB	USB BT P
		USB_90D	USB	USB BT N
	USB_TPAD	USB_90D	USB	USB TPAD P
		USB_90D	USB	USB TPAD N
	USB_IR	USB_90D	USB	USB IR P
		USB_90D	USB	USB IR N
	USB_EXTB	USB_90D	USB	USB EXTB P
		USB_90D	USB	USB EXTB N
	USB_T57	USB_90D	USB	USB T57 P
		USB_90D	USB	USB T57 N
	USB_EXTC	USB_90D	USB	USB EXTC P
		USB_90D	USB	USB EXTC N
	USB_SDCARD	USB_90D	USB	USB SDCARD P
		USB_90D	USB	USB SDCARD N
	USB_WM	USB_90D	USB	USB WM P
		USB_90D	USB	USB WM N
	MCP_USB_RB1AS	MCP_USB_RB1AS		MCP USB RB1AS GND
	SMBUS_MCP_0_CLK	SMR_55S	SMR	SMBUS MCP 0 CLK
	SMBUS_MCP_0_DATA	SMR_55S	SMR	SMBUS MCP 0 DATA
	(SMBUS_SMC_MGMT_SCL)	SMR_55S	SMR	SMBUS MCP 1 CLK
	(SMBUS_SMC_MGMT_SDA)	SMR_55S	SMR	SMBUS MCP 1 DATA
	HDA_BIT_CLK	HDA_55S	HDA	HDA BIT_CLK
		HDA_55S	HDA	HDA BIT_CLK R
	HDA_SYNC	HDA_55S	HDA	HDA_SYNC
		HDA_55S	HDA	HDA_SYNC R
	HDA_RST_L	HDA_55S	HDA	HDA_RST_R_L
		HDA_55S	HDA	HDA_RST_L
	HDA_SDIN0	HDA_55S	HDA	HDA_SDIN0
		HDA_55S	HDA	HDA_SDIN_CODECC
	HDA_SDOUIT	HDA_55S	HDA	HDA_SDOUIT
		HDA_55S	HDA	HDA_SDOUIT_R
	MCP_HDA_PULLDN_COMP		MCP_HDA_COMP	MCP HDA PULLDN_COMP
	MCP_SUS_CLK	CLK_SLOW_55S	CLK_SLOW	PM CLK32K_SUSCLK_R
		CLK_SLOW_55S	CLK_SLOW	PM CLK32K_SUSCLK
	SPT_CLK	SPT_55S	SPT	SPI_CLK_R
		SPT_55S	SPT	SPI_CLK
	SPT_MOSI	SPT_55S	SPT	SPI_MOSI_R
		SPT_55S	SPT	SPI_MOSI
	SPT_MISO	SPT_55S	SPT	SPI_MISO
	SPT_CS0	SPT_55S	SPT	SPI_CS0_R_L
		SPT_55S	SPT	SPI_CS0_L
		SPT_55S	SPT	SPI_MLB_CLK
		SPT_55S	SPT	SPI_MLB_MOSI
		SPT_55S	SPT	SPI_MLB_MISO
		SPT_55S	SPT	SPI_MLB_CS_L
		SPT_55S	SPT	SPI_ALT_CLK
		SPT_55S	SPT	SPI_ALT_MOSI
		SPT_55S	SPT	SPI_ALT_MISO
		SPT_55S	SPT	SPI_ALT_CS_L

SYNC MASTER=K99 MLB		SYNC DATE=04/08/2016	
PAGE TITLE			
MCP Constraints 2			
 Apple Inc.		DRAWING NUMBER	SIZE
		051-8467	D
		REVISION	
		3.3.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REDUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED.			
		PAGE	103 OF 110
		SHEET	69 OF 74



D

C

B

A

D

C

B

A

SYNC_MASTER=K99_MLB

SYNC_DATE=04/08/2016

PAGE_TITLE

SMC Constraints



Apple Inc.

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING_NUMBER

051-8467

SIZE

D

REVISION

3.3.0

BRANCH

PAGE

106 OF 110

SHEET

71 OF 74

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SENSE_1T01_55S	*	=1:1_DIFFPAIR	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=1:1_DIFFPAIR	=1:1_DIFFPAIR
THERM_1T01_55S	*	=1:1_DIFFPAIR	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=1:1_DIFFPAIR	=1:1_DIFFPAIR
DIFFPAIR	*	=1:1_DIFFPAIR			=1:1_DIFFPAIR	=1:1_DIFFPAIR	=1:1_DIFFPAIR

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SENSE	*	=1:1_SPACING	?
THERM	*	=1:1_SPACING	?
AUDIO	*	=1:1_SPACING	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
ENETCONN	*	25 MILS	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
GND	*	=STANDARD	?
MEM_POWER	*	=STANDARD	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
GND_P2MM	*	0.20 MM	1000
PWR_P2MM	*	0.20 MM	1000

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CLK	GND	*	GND_P2MM
MEM_CMD	GND	*	GND_P2MM
MEM_CTRL	GND	*	GND_P2MM
MEM_DATA	GND	*	GND_P2MM
MEM_DQS	GND	*	GND_P2MM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CLK	MEM_POWER	*	PWR_P2MM
MEM_CMD	MEM_POWER	*	PWR_P2MM
MEM_CTRL	MEM_POWER	*	PWR_P2MM
MEM_DATA	MEM_POWER	*	PWR_P2MM
MEM_DQS	MEM_POWER	*	PWR_P2MM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CLK_PCIE	GND	*	GND_P2MM
PCIE	GND	*	GND_P2MM
SATA	GND	*	GND_P2MM
USB	GND	*	GND_P2MM
CLK_PCIE	SB_POWER	*	PWR_P2MM
SATA	SB_POWER	*	PWR_P2MM
USB	SB_POWER	*	PWR_P2MM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CLK_FSB	GND	*	GND_P2MM
CPU_COMP	GND	*	GND_P2MM
CPU_GTLREF	GND	*	GND_P2MM
CPU_VCCSENSE	GND	*	GND_P2MM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
LVDS	GND	*	GND_P2MM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
ENET_MDI	GND	*	GND_P2MM

SD CARD READER LAYOUT RELAXATIONS

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SD_55S OVERRIDE	* OVERRIDE	OVERRIDE	=STANDARD OVERRIDE	OVERRIDE	OVERRIDE	OVERRIDE	OVERRIDE

MCP Fanout Constraint Relaxations

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MEM_40S OVERRIDE	*	OVERRIDE	OVERRIDE	0.09 MM OVERRIDE	5.8 MM OVERRIDE	OVERRIDE	OVERRIDE
MCP_DV_COMP OVERRIDE	TOP OVERRIDE	OVERRIDE	OVERRIDE	0.1 MM OVERRIDE	500 MIL OVERRIDE	OVERRIDE	OVERRIDE
MCP_MEM_COMP OVERRIDE	TOP OVERRIDE	OVERRIDE	OVERRIDE	0.1 MM OVERRIDE	500 MIL OVERRIDE	OVERRIDE	OVERRIDE
MCP_MII_COMP OVERRIDE	TOP OVERRIDE	OVERRIDE	OVERRIDE	0.1 MM OVERRIDE	500 MIL OVERRIDE	OVERRIDE	OVERRIDE
MCP_USB_RBIAS OVERRIDE	TOP OVERRIDE	OVERRIDE	OVERRIDE	0.1 MM OVERRIDE	500 MIL OVERRIDE	OVERRIDE	OVERRIDE
MCP_DV_COMP OVERRIDE	* OVERRIDE	OVERRIDE	OVERRIDE	0.25 MM OVERRIDE	250 MIL OVERRIDE	OVERRIDE	OVERRIDE

Misc Net Properties

ELECTRICAL_CONSTRAINT_SET		NET_TYPE			
		PHYSICAL	SPACING		
	(USB_EXT_A)	USB_90D	USB	USB_EXT_A_MUXED_P	36 69
	(USB_EXT_A)	USB_90D	USB	USB_EXT_A_MUXED_N	36 69
	(USB_EXT_A)	USB_90D	USB	USB_LT1_P	36
	(USB_EXT_A)	USB_90D	USB	USB_LT1_N	36
	(USB_TPAD)	USB_90D	USB	USB_TPAD_P	18 47 69
	(USB_TPAD)	USB_90D	USB	USB_TPAD_N	18 47 69
	(USB_TPAD)	USB_90D	USB	USB_TPAD_CONN_P	7 47
	(USB_TPAD)	USB_90D	USB	USB_TPAD_CONN_N	7 47
	SMBUS_SMC_MGMT_SDA	SMR_55S	SMR	I2C_SMC_SMS_SDA_R	
	SMBUS_SMC_MGMT_SCL	SMR_55S	SMR	I2C_SMC_SMS_SCL_R	
		SMR_55S	SMR	I2C_TCON_SCL	42
		SMR_55S	SMR	I2C_TCON_SDA	42
		SMR_55S	SMR	I2C_TCON_SCL_CONN	60
		SMR_55S	SMR	I2C_TCON_SDA_CONN	60

Graphics Net Properties

ELECTRICAL_CONSTRAINT_SET		NET_TYPE			
		PHYSICAL	SPACING		
		DP 99D	DTSDISPLAYPORT	DP INT ML P<1..0>	9 60
		DP 99D	DTSDISPLAYPORT	DP INT ML N<1..0>	9 60
		DP 99D	DTSDISPLAYPORT	DP INT ML C P<1..0>	60
		DP 99D	DTSDISPLAYPORT	DP INT ML C N<1..0>	60
		DP 99D	DTSDISPLAYPORT	DP INT ML F P<1..0>	7 60
		DP 99D	DTSDISPLAYPORT	DP INT ML F N<1..0>	7 60
		DP 99D	DTSDISPLAYPORT	DP INT AUX CH C P	7 60
		DP 99D	DTSDISPLAYPORT	DP INT AUX CH C N	7 60
		DP 99D	DTSDISPLAYPORT	DP INT AUX CH P	9 60
		DP 99D	DTSDISPLAYPORT	DP INT AUX CH N	9 60
	(DP_EXT_ML)	DP 99D	DTSDISPLAYPORT	DP EXT ML P<3..0>	9 62
		DP 99D	DTSDISPLAYPORT	DP EXT ML N<3..0>	9 62
		DP 99D	DTSDISPLAYPORT	DP EXT ML C P<3..0>	62
		DP 99D	DTSDISPLAYPORT	DP EXT ML C N<3..0>	62
		DP 99D	DTSDISPLAYPORT	DP EXT ML F P<3..0>	62
		DP 99D	DTSDISPLAYPORT	DP EXT ML F N<3..0>	62
	(DP_EXT_AUX_CH)	DP 99D	DTSDISPLAYPORT	DP EXT AUX CH C P	9 62
		DP 99D	DTSDISPLAYPORT	DP EXT AUX CH C N	9 62

Power Net Properties

ELECTRICAL_CONSTRAINT_SET		NET_TYPE		
		PHYSICAL	SPACING	
	CPU1THMSNS_D2	THERM 1T01 55S	THERM	DRAMTHMSNS D2 P 45
		THERM 1T01 55S	THERM	DRAMTHMSNS D2 N 45
	CPU_THERMD	THERM 1T01 55S	THERM	CPU_THERMD P 10 45
		THERM 1T01 55S	THERM	CPU_THERMD N 10 45
	MCP1THMSNS_D2	THERM 1T01 55S	THERM	MLBR THMDIODE P 45
		THERM 1T01 55S	THERM	MLBR THMDIODE N 45
	MCP_THMDIODE	THERM 1T01 55S	THERM	MCP_THMDIODE P 19 45
		THERM 1T01 55S	THERM	MCP_THMDIODE N 19 45
	SENSE_D1FFPAIR	SENSE 1T01 55S	SENSE	ISNS 1V5 S3 P 42 53
		SENSE 1T01 55S	SENSE	ISNS 1V5 S3 N 43 53
	SENSE_D1FFPAIR	SENSE 1T01 55S	SENSE	ISNS AIRPORT P 34 43
		SENSE 1T01 55S	SENSE	ISNS AIRPORT N 34 43
	SENSE_D1FFPAIR	SENSE 1T01 55S	SENSE	ISNS CSREG P 44
		SENSE 1T01 55S	SENSE	ISNS CSREG N 44
	SENSE_D1FFPAIR	SENSE 1T01 55S	SENSE	ISNS HDD P 35 43
		SENSE 1T01 55S	SENSE	ISNS HDD N 35 43
	SENSE_D1FFPAIR	SENSE 1T01 55S	SENSE	ISNS LCDBKLT P 43 63
		SENSE 1T01 55S	SENSE	ISNS LCDBKLT N 43 63
	SENSE_D1FFPAIR	SENSE 1T01 55S	SENSE	CPUVTT50 CS P 56
		SENSE 1T01 55S	SENSE	CPUVTT50 CS N 56
	SENSE_D1FFPAIR	SENSE 1T01 55S	SENSE	IMVP6 CS P 54
		SENSE 1T01 55S	SENSE	IMVP6 CS N 54
	SENSE_D1FFPAIR	SENSE 1T01 55S	SENSE	IMVP6 CS R P 54
		SENSE 1T01 55S	SENSE	IMVP6 CS R N 54
	SENSE_D1FFPAIR	SENSE 1T01 55S	SENSE	CPU_VTTSSENSE P 56
		SENSE 1T01 55S	SENSE	CPU_VTTSSENSE N 56
	SENSE_D1FFPAIR	SENSE 1T01 55S	SENSE	MCPCORE50_VSEN P 22 55
		SENSE 1T01 55S	SENSE	MCPCORE50_VSEN N 22 55
			MEM_POWER	PP1V5R1V35 S3 7 8
			SB_POWER	PP3V3 S5 7 8 58
			SB_POWER	PP3V3 S0 7 8 58
			SB_POWER	PP1V5 S0 7 8 58
			GND	GND

Audio Net Properties

		NET_TYPE			
ELECTRICAL_CONSTRAINT_SET		PHYSICAL	SPACING		
	SPKRAMP_INR	DIEFEPAIR	AUDIO	SPKRAMP_INR P	7 37 49
		DIEFEPAIR	AUDIO	SPKRAMP_INR P	7 37 49
	MAX98300_R	DIEFEPAIR	AUDIO	MAX98300 R P	49
		DIEFEPAIR	AUDIO	MAX98300 R N	49

K99 BOARD-SPECIFIC SPACING & PHYSICAL CONSTRAINTS

BOARD LAYERS	BOARD AREAS	BOARD UNITS (MIL or MM)	ALLEGRO VERSION
TOP, ISL2, ISL3, ISL4, ISL5, ISL6, ISL7, ISL8, ISL9, ISL10, ISL11, BOTTOM	NO_TYPE, BGA	MM	15.5.1

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DEFAULT	*	Y	0.100 MM	0.076 MM	30 MM	0 MM	0 MM
STANDARD	*	Y	=DEFAULT	=DEFAULT	12.7 MM	=DEFAULT	=DEFAULT

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
27P4_OHM_SE	*	Y	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
27P4_OHM_SE	ISL3, ISL10	Y	0.250 MM	0.250 MM			
27P4_OHM_SE	ISL4, ISL9	Y	0.250 MM	0.250 MM			

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
40_OHM_SE	*	Y	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
40_OHM_SE	TOP,BOTTOM	Y	0.170 MM	0.170 MM			
40_OHM_SE ISL3, ISL4, ISL9, ISL10		Y	0.140 MM	0.140 MM			

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
50_OHM_SE	*	Y	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
50_OHM_SE	TOP,BOTTOM	Y	0.110 MM	0.110 MM			
50_OHM_SE ISL3, ISL4, ISL9, ISL10		Y	0.090 MM	0.090 MM			

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
55_OHM_SE	*	Y	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
55_OHM_SE	TOP,BOTTOM	Y	0.090 MM	0.090 MM			
55_OHM_SE	ISL3, ISL4, ISL9, ISL10	Y	0.076 MM	0.076 MM			

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
70_OHM_DIFF	*	Y	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
70_OHM_DIFF	TOP,BOTTOM	Y	0.175 MM	0.175 MM		0.130 MM	0.130 MM
70_OHM_DIFF	ISL3, ISL10	Y	0.135 MM	0.135 MM		0.130 MM	0.130 MM
70_OHM_DIFF	ISL4, ISL9	Y	0.155 MM	0.155 MM		0.130 MM	0.130 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
80_OHM_DIFF	*	Y	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
80_OHM_DIFF	TOP, BOTTOM	Y	0.140 MM	0.140 MM		0.160 MM	0.160 MM
80_OHM_DIFF	ISL3, ISL10	Y	0.109 MM	0.109 MM		0.160 MM	0.160 MM
80_OHM_DIFF	ISL4, ISL9	Y	0.125 MM	0.125 MM		0.160 MM	0.160 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
75_OHM_DIFF	*	Y	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
75_OHM_DIFF	TOP, BOTTOM	Y	0.160 MM	0.160 MM		0.160 MM	0.160 MM
75_OHM_DIFF	ISL3, ISL10	Y	0.120 MM	0.120 MM		0.140 MM	0.140 MM
75_OHM_DIFF	ISL4, ISL9	Y	0.140 MM	0.140 MM		0.140 MM	0.140 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
90_OHM_DIFF	*	Y	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
90_OHM_DIFF	TOP,BOTTOM	Y	0.115 MM	0.115 MM		0.210 MM	0.210 MM
90_OHM_DIFF	ISL3, ISL10	Y	0.089 MM	0.089 MM		0.210 MM	0.210 MM
90_OHM_DIFF	ISL4, ISL9	Y	0.105 MM	0.105 MM		0.210 MM	0.210 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
95_OHM_DIFF	*	Y	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
95_OHM_DIFF	TOP,BOTTOM	Y	0.115 MM	0.115 MM			0.210 MM
95_OHM_DIFF	ISL3, ISL10	Y	0.089 MM	0.089 MM		0.210 MM	0.210 MM
95_OHM_DIFF	ISL4, ISL9	Y	0.105 MM	0.105 MM		0.210 MM	0.210 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
100_OHM_DIFF	*	Y	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
100_OHM_DIFF	TOP, BOTTOM	Y	0.091 MM	0.091 MM		0.200 MM	0.200 MM
100_OHM_DIFF	ISL3, ISL10	Y	0.075 MM	0.075 MM		0.300 MM	0.300 MM
100_OHM_DIFF	ISL4, ISL9	Y	0.085 MM	0.085 MM		0.200 MM	0.200 MM

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
1:1_DIFFPAIR	*	Y	=STANDARD	=STANDARD	=STANDARD	0.1 MM	0.1 MM

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DEFAULT	*	0.1 MM	?
STANDARD	*	=DEFAULT	?
BGA_P1MM	*	0.1 MM	?
BGA_P2MM	*	0.2 MM	?
BGA_P3MM	*	0.3 MM	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
1:1_SPACING	*	0.1 MM	?
1.5:1_SPACING	*	0.15 MM	?
1.8:1_SPACING	*	0.18 MM	?
2:1_SPACING	*	0.2 MM	?
2.28:1_SPACING	*	0.228 MM	?
2.5:1_SPACING	*	0.25 MM	?
3:1_SPACING	*	0.3 MM	?
4:1_SPACING	*	0.4 MM	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
GND	*	=STANDARD	?
PP1V5_MEM	*	=STANDARD	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
GND_P2MM	*	0.2 MM	1000
PWR_P2MM	*	0.2 MM	1000

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
NB_STATIC	*	=STANDARD	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
2X_DIELECTRIC	*	0.140 MM	?
3X_DIELECTRIC	*	0.210 MM	?
4X_DIELECTRIC	*	0.280 MM	?
1.5X_DIELECTRIC	*	0.105 MM	?
5X_DIELECTRIC	*	0.350 MM	?

SYNC MASTER=K99 MLB

SYNC DATE=04/08/2016

PAGE TITLE

K99 RULE DEFINITIONS



Apple Inc.

DRAWING NUMBER

051-8467

SIZE

D

REVISION

3.3.0

BRANCH

PAGE

109 OF 110

SHEET

73 OF 74

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE
PROPRIETARY PROPERTY OF APPLE COMPUTER, INC.
THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

8		7		6		5		4		3		2		1			
1UF 0402 CAPACITOR VENDOR TABLES FOR ACOUSTICS																	
SAMSUNG						MURATA						TAIYO YUDEN					
PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION	PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION	PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
138S0629	2	CAP, 1UF, 6.3V, 10%, 0402	C7203,C7000	CRITICAL	SS_CAP_1UF	138S0628	2	CAP, 1UF, 6.3V, 10%, 0402	C7203,C7000	CRITICAL	MU_CAP_1UF	138S0630	2	CAP, 1UF, 6.3V, 10%, 0402	C7203,C7000	CRITICAL	TY_CAP_1UF
2.2UF 0402 CAPACITOR VENDOR TABLES FOR ACOUSTICS																	
SAMSUNG						MURATA						TAIYO YUDEN					
PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION	PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION	PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
138S0632	10	CAP, 2.2UF, 6.3V, 20%, 0402	C1241,C1242,C1243,C1244,C1246,C1246,C1247,C1247	CRITICAL	SS_CAP_2_2UF	138S0633	10	CAP, 2.2UF, 6.3V, 20%, 0402	C1241,C1242,C1243,C1244,C1246,C1246,C1247,C1247	CRITICAL	MU_CAP_2_2UF	138S0634	10	CAP, 2.2UF, 6.3V, 20%, 0402	C1241,C1242,C1243,C1244,C1246,C1246,C1247,C1247	CRITICAL	TY_CAP_2_2UF
138S0632	10	CAP, 2.2UF, 6.3V, 20%, 0402	C1251,C1252,C1253,C1254,C1256,C1257,C1257	CRITICAL	SS_CAP_2_2UF	138S0633	10	CAP, 2.2UF, 6.3V, 20%, 0402	C1251,C1252,C1253,C1254,C1256,C1257,C1257	CRITICAL	MU_CAP_2_2UF	138S0634	10	CAP, 2.2UF, 6.3V, 20%, 0402	C1251,C1252,C1253,C1254,C1256,C1257,C1257	CRITICAL	TY_CAP_2_2UF
138S0632	8	CAP, 2.2UF, 6.3V, 20%, 0402	C1269,C1261,C1262,C1263,C1264,C1265,C1266,C1266	CRITICAL	SS_CAP_2_2UF	138S0633	8	CAP, 2.2UF, 6.3V, 20%, 0402	C1269,C1261,C1262,C1263,C1264,C1265,C1266,C1266	CRITICAL	MU_CAP_2_2UF	138S0634	8	CAP, 2.2UF, 6.3V, 20%, 0402	C1269,C1261,C1262,C1263,C1264,C1265,C1266,C1266	CRITICAL	TY_CAP_2_2UF
138S0632	10	CAP, 2.2UF, 6.3V, 20%, 0402	C9001,C9002,C9003,C9004,C9005,C9006,C9007,C9007	CRITICAL	SS_CAP_2_2UF	138S0633	10	CAP, 2.2UF, 6.3V, 20%, 0402	C9001,C9002,C9003,C9004,C9005,C9006,C9007,C9007	CRITICAL	MU_CAP_2_2UF	138S0634	10	CAP, 2.2UF, 6.3V, 20%, 0402	C9001,C9002,C9003,C9004,C9005,C9006,C9007,C9007	CRITICAL	TY_CAP_2_2UF
138S0632	10	CAP, 2.2UF, 6.3V, 20%, 0402	C9011,C9012,C9013,C9014,C9015,C9016,C9017,C9017	CRITICAL	SS_CAP_2_2UF	138S0633	10	CAP, 2.2UF, 6.3V, 20%, 0402	C9011,C9012,C9013,C9014,C9015,C9016,C9017,C9017	CRITICAL	MU_CAP_2_2UF	138S0634	10	CAP, 2.2UF, 6.3V, 20%, 0402	C9011,C9012,C9013,C9014,C9015,C9016,C9017,C9017	CRITICAL	TY_CAP_2_2UF
138S0632	10	CAP, 2.2UF, 6.3V, 20%, 0402	C9021,C9022,C9023,C9024,C9025,C9026,C9027,C9027	CRITICAL	SS_CAP_2_2UF	138S0633	10	CAP, 2.2UF, 6.3V, 20%, 0402	C9021,C9022,C9023,C9024,C9025,C9026,C9027,C9027	CRITICAL	MU_CAP_2_2UF	138S0634	10	CAP, 2.2UF, 6.3V, 20%, 0402	C9021,C9022,C9023,C9024,C9025,C9026,C9027,C9027	CRITICAL	TY_CAP_2_2UF
138S0632	10	CAP, 2.2UF, 6.3V, 20%, 0402	C9031,C9032,C9033,C9034,C9035,C9036,C9037,C9037	CRITICAL	SS_CAP_2_2UF	138S0633	10	CAP, 2.2UF, 6.3V, 20%, 0402	C9031,C9032,C9033,C9034,C9035,C9036,C9037,C9037	CRITICAL	MU_CAP_2_2UF	138S0634	10	CAP, 2.2UF, 6.3V, 20%, 0402	C9031,C9032,C9033,C9034,C9035,C9036,C9037,C9037	CRITICAL	TY_CAP_2_2UF
138S0632	12	CAP, 2.2UF, 6.3V, 20%, 0402	C1285,C1286,C1287,C1288,C1291,C1292,C1293,C1293	CRITICAL	SS_CAP_2_2UF	138S0633	12	CAP, 2.2UF, 6.3V, 20%, 0402	C1285,C1286,C1287,C1288,C1291,C1292,C1293,C1293	CRITICAL	MU_CAP_2_2UF	138S0634	12	CAP, 2.2UF, 6.3V, 20%, 0402	C1285,C1286,C1287,C1288,C1291,C1292,C1293,C1293	CRITICAL	TY_CAP_2_2UF
138S0632	10	CAP, 2.2UF, 6.3V, 20%, 0402	C3051,C3054,C3055,C3056,C3057,C3057,C3057,C3057	CRITICAL	SS_CAP_2_2UF	138S0633	10	CAP, 2.2UF, 6.3V, 20%, 0402	C3051,C3054,C3055,C3056,C3057,C3057,C3057,C3057	CRITICAL	MU_CAP_2_2UF	138S0634	10	CAP, 2.2UF, 6.3V, 20%, 0402	C3051,C3054,C3055,C3056,C3057,C3057,C3057,C3057	CRITICAL	TY_CAP_2_2UF
138S0632	10	CAP, 2.2UF, 6.3V, 20%, 0402	C3021,C3024,C3025,C3030,C3031,C3034,C3035,C3035	CRITICAL	SS_CAP_2_2UF	138S0633	10	CAP, 2.2UF, 6.3V, 20%, 0402	C3021,C3024,C3025,C3030,C3031,C3034,C3035,C3035	CRITICAL	MU_CAP_2_2UF	138S0634	10	CAP, 2.2UF, 6.3V, 20%, 0402	C3021,C3024,C3025,C3030,C3031,C3034,C3035,C3035	CRITICAL	TY_CAP_2_2UF
138S0632	8	CAP, 2.2UF, 6.3V, 20%, 0402	C3042,C3044,C3045,C3046,C3050,C3051,C3054,C3054	CRITICAL	SS_CAP_2_2UF	138S0633	8	CAP, 2.2UF, 6.3V, 20%, 0402	C3042,C3044,C3045,C3046,C3050,C3051,C3054,C3054	CRITICAL	MU_CAP_2_2UF	138S0634	8	CAP, 2.2UF, 6.3V, 20%, 0402	C3042,C3044,C3045,C3046,C3050,C3051,C3054,C3054	CRITICAL	TY_CAP_2_2UF
138S0632	10	CAP, 2.2UF, 6.3V, 20%, 0402	C3001,C3004,C3005,C3010,C3011,C3012,C3014,C3014	CRITICAL	SS_CAP_2_2UF	138S0633	10	CAP, 2.2UF, 6.3V, 20%, 0402	C3001,C3004,C3005,C3010,C3011,C3012,C3014,C3014	CRITICAL	MU_CAP_2_2UF	138S0634	10	CAP, 2.2UF, 6.3V, 20%, 0402	C3001,C3004,C3005,C3010,C3011,C3012,C3014,C3014	CRITICAL	TY_CAP_2_2UF
138S0632	10	CAP, 2.2UF, 6.3V, 20%, 0402	C3021,C3024,C3025,C3030,C3031,C3034,C3035,C3035	CRITICAL	SS_CAP_2_2UF	138S0633	10	CAP, 2.2UF, 6.3V, 20%, 0402	C3021,C3024,C3025,C3030,C3031,C3034,C3035,C3035	CRITICAL	MU_CAP_2_2UF	138S0634	10	CAP, 2.2UF, 6.3V, 20%, 0402	C3021,C3024,C3025,C3030,C3031,C3034,C3035,C3035	CRITICAL	TY_CAP_2_2UF
138S0632	9	CAP, 2.2UF, 6.3V, 20%, 0402	C3012,C3044,C3045,C3046,C3050,C3051,C3054,C3055	CRITICAL	SS_CAP_2_2UF	138S0633	9	CAP, 2.2UF, 6.3V, 20%, 0402	C3012,C3044,C3045,C3046,C3050,C3051,C3054,C3055	CRITICAL	MU_CAP_2_2UF	138S0634	9	CAP, 2.2UF, 6.3V, 20%, 0402	C3012,C3044,C3045,C3046,C3050,C3051,C3054,C3055	CRITICAL	TY_CAP_2_2UF
10UF 0603 CAPACITOR VENDOR TABLES FOR ACOUSTICS																	
SAMSUNG						MURATA						TAIYO YUDEN					
PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION	PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION	PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
138S0626	1	CAP, 10UF, 6.3V, 20%, 0603	C1280	CRITICAL	SS_CAP_10UF	138S0625	1	CAP, 10UF, 6.3V, 20%, 0603	C1280	CRITICAL	MU_CAP_10UF	138S0627	1	CAP, 10UF, 6.3V, 20%, 0603	C1280	CRITICAL	TY_CAP_10UF
138S0626	8	CAP, 10UF, 6.3V, 20%, 0603	C4605,C4605,C5025,C7205,C7206,C7345,C7355,C7355	CRITICAL	SS_CAP_10UF	138S0625	8	CAP, 10UF, 6.3V, 20%, 0603	C4605,C4605,C5025,C7205,C7206,C7345,C7355,C7355	CRITICAL	MU_CAP_10UF	138S0627	8	CAP, 10UF, 6.3V, 20%, 0603	C4605,C4605,C5025,C7205,C7206,C7345,C7355,C7355	CRITICAL	TY_CAP_10UF
138S0626	8	CAP, 10UF, 6.3V, 20%, 0603	C9012,C9486,C2500,C2520,C2560,C2567,C2600,C2600	CRITICAL	SS_CAP_10UF	138S0625	8	CAP, 10UF, 6.3V, 20%, 0603	C9012,C9486,C2500,C2520,C2560,C2567,C2600,C2600	CRITICAL	MU_CAP_10UF	138S0627	8	CAP, 10UF, 6.3V, 20%, 0603	C9012,C9486,C2500,C2520,C2560,C2567,C2600,C2600	CRITICAL	TY_CAP_10UF
22UF 0603 CAPACITOR VENDOR TABLES FOR ACOUSTICS																	
SAMSUNG						MURATA						TAIYO YUDEN					
PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION	PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION	PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
138S0635	4	CAP, 22UF, 6.3V, 20%, 0603	C1210,C1214,C1217,C1218	CRITICAL	SS_CAP_22UF	138S0676	4	CAP, 22UF, 6.3V, 20%, 0603	C1210,C1214,C1217,C1218	CRITICAL	MU_CAP_22UF	138S0688	4	CAP, 22UF, 6.3V, 20%, 0603	C1210,C1214,C1217,C1218	CRITICAL	TY_CAP_22UF
138S0635	3	CAP, 22UF, 6.3V, 20%, 0603	C1223,C1226,C1227	CRITICAL	SS_CAP_22UF	138S0676	3	CAP, 22UF, 6.3V, 20%, 0603	C1223,C1226,C1227	CRITICAL	MU_CAP_22UF	138S0688	3	CAP, 22UF, 6.3V, 20%, 0603	C1223,C1226,C1227	CRITICAL	TY_CAP_22UF
138S0635	5	CAP, 22UF, 6.3V, 20%, 0603	C1230,C4902,C7360,C7361,C4900	CRITICAL	SS_CAP_22UF	138S0676	5	CAP, 22UF, 6.3V, 20%, 0603	C1230,C4902,C7360,C7361,C4900	CRITICAL	MU_CAP_22UF	138S0688	5	CAP, 22UF, 6.3V, 20%, 0603	C1230,C4902,C7360,C7361,C4900	CRITICAL	TY_CAP_22UF
Acoustic Cap BOM Config Tables																	
Apple Inc.																	
NOTICE OF PROPRIETARY PROPERTY:																	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:																	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE																	
II NOT TO REPRODUCE OR COPY IT																	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART																	
IV ALL RIGHTS RESERVED																	
8		7		6		5		4		3		2		1			

SYNC MASTER=K16 MLB

SYNC DATE=06/01/2016

Acoustic Cap BOM Config Tables

Apple Inc.

DRAWING NUMBER

051-8467

SIZE

D

REVISION

3.3.0

BRANCH

PAGE

110 OF 110

SHEET

74 OF 74

SYNC MASTER=K16 MLB

SYNC DATE=06/01/2016

PAGE TITLE

Acoustic Cap BOM Config Tables



Apple Inc.

DRAWING NUMBER

051-8467

REVISION

3.3.0

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

IV ALL RIGHTS RESERVED

PAGE

110 OF 110

SHEET

74 OF 74